RustBelt Meets Relaxed Memory: Technical Appendix

HOANG-HAI DANG, MPI-SWS, Germany
JACQUES-HENRI JOURDAN, Université Paris-Saclay, CNRS, Laboratoire de recherche en informatique, France
JAN-OLIVER KAISER, MPI-SWS, Germany
DEREK DREYER, MPI-SWS, Germany

Disclaimer. This document is only intended to aid the approach to the technical details of this work. As such, it may be outdated or contain serious typos. When one is in doubt, please confer the authoritative Coq formalization.

This work is accompanied by a Coq formalization, which includes all definitions, theorems, lemmas and proofs in this appendix, with the exception of the correspondence proof (§2).

Authors’ addresses: Hoang-Hai Dang, MPI-SWS, Saarland Informatics Campus, Germany, haidang@mpi-sws.org; Jacques-Henri Jourdan, Université Paris-Saclay, CNRS, Laboratoire de recherche en informatique, 91405, Orsay, France, jacques-henri.jourdan@lri.fr; Jan-Oliver Kaiser, MPI-SWS, Saarland Informatics Campus, Germany, janno@mpi-sws.org; Derek Dreyer, MPI-SWS, Saarland Informatics Campus, Germany, dreyer@mpi-sws.org.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

© 2020 Copyright held by the owner/author(s).
2475-1421/2020/1-ART99
https://doi.org/
Contents

1 Language 3
   1.1 Grammar 3
   1.2 Operational Semantics 3
2 Correspondence of ORC11 to RC11 13
   2.1 Executions 13
      2.1.1 Consistent Executions 14
   2.2 Declarative Semantics 14
   2.3 Operational Graph Semantics (OGS) 15
   2.4 OGS to ORC11 18
3 Lifetime Logic for Views 24
   3.1 Proof Rules 24
   3.2 Derived Forms of Borrowing 27
4 Counterexample: Lifetime Logic with Unsynchronized Ghost State 29
5 iRC11 30
6 Case Study: Arc 39
   6.1 The Core Arc library 39
   6.2 Setting Up the Cancellable Single-Location Invariant for Core Arc 40
   6.3 Verifying new 42
   6.4 Verifying clone 43
   6.5 Verifying drop 44
   6.6 The Full APIs of Arc 45
   6.7 Insufficient Synchronization in get_mut 49
References 50
1 LANGUAGE

1.1 Grammar

Our language is an extension of the original RustBelt’s $\lambda_{Rust}$ with the relaxed memory semantics of ORC11 (§1.2). $\lambda_{Rust}$ is a lambda calculus with integers, locations with explicit allocation and deallocation, and a notion of poison value $\mathcal{H}$. Instead of sc for atomic accesses, we use release rel, acquire acq, and relaxed rlx accesses together with fences.

The grammar is given in Fig. 1. Several syntactic sugars are taken as-is from the original RustBelt, given in Fig. 2. We refer the reader to the original RustBelt appendix ([Jung et al. 2017]) for more explanation of the grammar and syntactic sugars.

1.2 Operational Semantics

Following iGPS ([Kaiser et al. 2017]) we use an operational semantics for relaxed memory so that it can be instantiated in Iris. For this work, we extend iGPS’s operational semantics for RA+NA to include relaxed accesses and fences.

$$z \in \mathbb{Z}$$

$$\text{Expr} \ni e ::= \begin{cases} v \mid x \\ e \cdot e \mid e + e \mid e - e \mid e \leq e \mid e == e \\ e(\overline{v}) \\ e' \mid e_1 := o \mid e_2 \mid \text{CAS}(e_0, e_1, e_2, o_f, o_r, o_w) \\ \text{alloc}(e) \mid \text{free}(e_1, e_2) \\ \text{case e of } \overline{v} \\ \text{fork } \{ \text{e} \} \\ \text{fence}_o \\ \end{cases}$$

$$\text{Val} \ni v ::= \mathcal{H} \mid \ell \mid z \mid \text{rec } f(\overline{x}) := e$$

$$\text{Loc} \ni \ell ::= (i, n) \quad i \in \mathbb{N}^+, n \in \mathbb{Z}$$

$$\text{Order} \ni o ::= \text{acq} \mid \text{rel} \mid \text{rlx} \mid \text{na}$$

$$\text{Ctx} \ni K ::= \begin{cases} \bullet \\ K.e \mid v.K \mid K + e \mid v + K \mid K - e \mid v - K \\ K \leq e \mid v \leq K \mid K == e \mid v == K \\ K(\overline{v}) \mid v(\overline{v} + [K] + \overline{v}) \\ e'o \mid K := o \mid v := o \mid K \\ \text{CAS}(K, e_1, e_2, o_f, o_r, o_w) \\ \text{CAS}(v_0, K, e_2, o_f, o_r, o_w) \\ \text{CAS}(v_0, v_1, K, o_f, o_r, o_w) \\ \text{alloc}(K) \mid \text{free}(K, e_2) \mid \text{free}(e_1, K) \\ \text{case K of } \overline{v} \\ \end{cases}$$

Fig. 1. Language syntax.
funrec \( f(\overline{x}) \) ret \( k := e \) := \( \text{rec } f([k] + \overline{x}) := e \)
where \( e' := \text{let } x := e \text{ in } e' := (\text{rec }_x([x]) := e')(e) \)
\( e', e := \text{let } _ = e' \text{ in } e \)

letcont \( k(\overline{x}) := e \) in \( e' := \text{let } k := (\text{rec } k(\overline{x}) := e) \text{ in } e' \)
jump \( k(\overline{x}) := k(\overline{x}) \)
call \( f(\overline{x}) \) ret \( k := f([k] + \overline{x}) \)
false := 0
true := 1
if \( e_0 \) then \( e_1 \) else \( e_2 := \text{case } e_0 \text{ of } [e_1, e_2] \)

\* \( e := \text{*na } e \)
e_1 := e_2 := e_1 := \text{*na } e_2
new := \text{rec } new(size) :=
  \text{if } size == 0 \text{ then } (42, 1337) \text{ else alloc } (size)
delete := \text{rec } delete(size, ptr) :=
  \text{if } size == 0 \text{ then } * \text{ else free } (size, ptr)
memcpy := \text{rec } memcpy(dst, len, src) :=
  \text{if } len \leq 0 \text{ then } * \text{ else }
  dst.0 := src.0;
  memcpy(dst.1, len - 1, src.1)
e_1 := *e_2 := memcpy(e_1, n, e_2)
e := inj(i) := e.0 := i
\text{let } x := e_1 \text{ in } e_2 := inj(i) e_1.0 := i; e_1.1 := e_2
\text{let } x := e_1 \text{ in } e_2 := inj(i) e_1.0 := i; e_1.1 := *e_2
skip := \text{let } x = * \text{ in } *
newlft := *
endlft := skip

Fig. 2. Syntactic sugars.

The semantics, called ORC11, is defined by three sub semantics: the expressions semantics (Fig. 5), the machine semantics (Fig. 7), and the race-detecting semantics (Fig. 8 and Fig. 9). The combined thread pool semantics is given in Fig. 10 and Fig. 11. In §2, we sketch a proof of correspondence that relates ORC11 to the axiomatic semantics from Lahav et al. [2017].
\( \pi \in \text{Thread} ::= \mathbb{N} \)
\( t \in \text{Time} ::= \mathbb{N}^+ \)
\( \omega \in \text{MsgVal} ::= \dag \mid \hat{\uparrow} \mid v \in \text{Val} \)
\( \text{ActionIds} ::= 2^{\mathbb{N}^+} \)
\( V \in \text{View} ::= \text{Loc} \xrightarrow{\text{fin}} \{ w : \text{Time}, aw : \text{ActionIds}, nr : \text{ActionIds}, ar : \text{ActionIds} \} \)
\( \mathcal{V} \in \text{ThreadView} ::= \{ \text{rel} : \text{Loc} \xrightarrow{\text{fin}} \text{View}, \text{frel} : \text{View}, \text{cur} : \text{View}, \text{acq} : \text{View} \} \)
\( m \in \text{ExtMsg} ::= \{ ts : \text{Time}, val : \text{MsgVal}, view : \text{View} \} \)
\( \mathcal{M} \in \text{MsgPool} ::= \text{Loc} \xrightarrow{\text{fin}} \text{Time} \xrightarrow{\text{fin}} \{ \text{val} : \text{MsgVal}, \text{view} : \text{View} \} \)
\( \mathcal{N} \in \mathcal{V}_{\text{Race}} ::= \text{View} \)
\( \varsigma \in \text{GlobalState} ::= \text{MsgPool} \times \mathcal{V}_{\text{Race}} \)
\( \text{MemEvent} \ni \varepsilon ::= | \langle \text{Alloc}, \ell, n \in \mathbb{N}^+ \rangle | \langle \text{Dealloc}, \ell, n \in \mathbb{N}^+ \rangle \)
\( | \langle \text{Read}, \ell, v, o \rangle | \langle \text{Write}, \ell, v, o \rangle | \langle \text{Update}, \ell, v_r, v_w, o_r, o_w \rangle \)
\( | \langle \text{Fence}, o \rangle \)
\( \omega \in \text{Readable}(\ell, M, \mathcal{V}) \equiv \exists t. \ M(\ell)(t) = (\omega, \_ \_ ) \land t \leq V. \text{cur}(\ell) \)

**MsgVal Injection.**

\[ \varepsilon \equiv \omega \]

\[ \uparrow \equiv \uparrow \]

**Unallocated.**

\[ \ell \not\in \text{dom}(M) \]

\[ \ell \in \text{unalloc}(M) \equiv \exists t. M(\ell)(t) = (\uparrow \uparrow , \_ \_ ) \]

\[ \ell \not\in \text{unalloc}(M) \]

**Val Equality.**

\[ M \vdash \varepsilon_1 = \varepsilon_2 \]

\[ M \vdash \ell = \ell \]

\[ M \vdash \ell_1 \in \text{unalloc}(M) \lor \ell_2 \in \text{unalloc}(M) \]

\[ M \vdash \ell_1 = \ell_2 \]

**Val Inequality.**

\[ \vdash \varepsilon_1 \neq \varepsilon_2 \]

\[ \vdash \ell_1 \neq \ell_2 \]

\[ \vdash \ell \neq 0 \]

\[ \vdash 0 \neq \ell \]

**Val Comparibility.**

\[ \vdash \varepsilon_1 \mathrel{?} \varepsilon_2 \]

\[ \vdash \ell_1 \mathrel{?} \ell_2 \]

\[ \vdash \ell \mathrel{?} 0 \]

\[ \vdash 0 \mathrel{?} \ell \]

**Order’s Lattice.**

\[ \mathsf{na} \subseteq \mathsf{rlx} \]

\[ \mathsf{na} \subseteq \mathsf{acq} \]

\[ \mathsf{na} \subseteq \mathsf{rel} \]

\[ \mathsf{rlx} \subseteq \mathsf{acq} \]

\[ \mathsf{rlx} \subseteq \mathsf{rel} \]

Fig. 4. Auxiliary relations.
Expression Step.

\[ M, \mathcal{V} \vdash e \xrightarrow{\ell} e_1', e_2' \]

<table>
<thead>
<tr>
<th>Rule</th>
<th>Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>OE-CTX</td>
<td>[ e \xrightarrow{\ell} e_1', e_2' ]</td>
</tr>
<tr>
<td>OE-PROJ</td>
<td>[ M, \mathcal{V} \vdash e \xrightarrow{\ell, n} \ell + n ]</td>
</tr>
<tr>
<td>OE-ADD</td>
<td>[ z_1 + z_2 = z' ]</td>
</tr>
<tr>
<td>OE-SUB</td>
<td>[ z_1 - z_2 = z' ]</td>
</tr>
<tr>
<td>OE-LE-TRUE</td>
<td>[ z_1 \leq z_2 ]</td>
</tr>
<tr>
<td>OE-LE-FALSE</td>
<td>[ z_1 &gt; z_2 ]</td>
</tr>
<tr>
<td>OE-EQ-TRUE</td>
<td>[ M \vdash v_1 = v_2 ]</td>
</tr>
<tr>
<td>OE-EQ-FALSE</td>
<td>[ M \vdash v_1 = v_2 ]</td>
</tr>
<tr>
<td>OE-ALLOC</td>
<td>[ n &gt; 0 ]</td>
</tr>
<tr>
<td>OE-FREE</td>
<td>[ n &gt; 0 ]</td>
</tr>
<tr>
<td>OE-READ</td>
<td>[ M, \mathcal{V} \vdash \text{alloc}(n) \xrightarrow{(\text{Alloc}, \ell, n)} \ell ]</td>
</tr>
<tr>
<td>OE-WRITE</td>
<td>[ M, \mathcal{V} \vdash \text{free}(n, \ell) \xrightarrow{(\text{Dealloc}, \ell, n)} # ]</td>
</tr>
<tr>
<td>OE-CAS-FAIL</td>
<td>[ r1x \subseteq o_f ]</td>
</tr>
<tr>
<td>OE-CAS-SUC</td>
<td>[ r1x \subseteq o_r ]</td>
</tr>
<tr>
<td>OE-APP</td>
<td>[ M, \mathcal{V} \vdash \text{fork} { e } \xrightarrow{\text{fork} { e }} # e ]</td>
</tr>
<tr>
<td>OE-CASE</td>
<td>[ M, \mathcal{V} \vdash \text{cas} i \text{ of } (\bar{v}) \rightarrow \bar{v}_i ]</td>
</tr>
<tr>
<td>OE-FENCE</td>
<td>[ M, \mathcal{V} \vdash \text{fence}_o \xrightarrow{(\text{Fence}, o)} # ]</td>
</tr>
<tr>
<td>OE-FORK</td>
<td>[ M, \mathcal{V} \vdash \text{fork} { e } \xrightarrow{\text{fork} { e }} # e ]</td>
</tr>
</tbody>
</table>

Fig. 5. Expression semantics.
OM-read-helper

\[ \text{cur}(\ell).w \leq t \quad R(\ell) \leq t \]

\[ V = [\ell \leftarrow \{w := t, aw := \emptyset, nr := \text{if } o = \text{na then } \{r\} \text{ else } \emptyset, ar := \text{if } o \subseteq \text{rlx then } \{r\} \text{ else } \emptyset\} ] \]

\[ \text{cur}' = \text{if } \text{acq} \subseteq o \text{ then } \text{cur} \sqcup V \sqcup R \text{ else } \text{cur} \sqcup V \]

\[ \text{acq}' = \text{if } \text{rlx} \subseteq o \text{ then } \text{acq} \sqcup V \sqcup R \text{ else } \text{acq} \sqcup V \]

\[ (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \xrightarrow{(R,o,\ell,t,R),r} (\text{rel}, \text{frel}', \text{cur}', \text{acq}') \]

OM-write-helper

\[ \text{cur}(\ell).w < t \]

\[ V = [\ell \leftarrow \{w := t, aw := \text{if } \text{rlx} \subseteq o \text{ then } \{t\} \text{ else } \emptyset, nr := \emptyset, ar := \emptyset\} ] \]

\[ \text{cur}' = \text{cur} \sqcup V \quad \text{acq}' = \text{acq} \sqcup V \]

\[ V' = \text{rel}(\ell) \sqcup \text{if } \text{rel} \subseteq o \text{ then } \text{cur}' \text{ else } V \quad \text{rel}' = \text{rel}[\ell \leftarrow V'] \]

\[ R_w = \text{if } \text{rlx} \subseteq o \text{ then } V' \sqcup \text{frel} \sqcup R_r \text{ else } \bot \]

\[ (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \xrightarrow{(W:o,\ell,t,R_w)} (\text{rel}', \text{frel}', \text{cur}', \text{acq}') \]

Fig. 6. View-helper relations.
**Machine Step.**

\[
\begin{align*}
\text{OM-ALLOC} & \quad \ell = (i, n') \quad \{i\} \times \mathbb{N} \not\subseteq \text{dom}(M) \\
\mathcal{M}' & = \mathcal{M}[\ell + m \leftarrow [t_m \leftarrow (\ell, \bot)]] \mid m \in [n]
\end{align*}
\]

\[
\text{OM-FREE} \\
\ell = (i, n') \quad \text{dom}(M) \cap \{i\} \times \mathbb{N} = \{i\} \times ([n, n') + n] \\
\forall m \in [n], t \in \text{dom}(M(\ell + m)). t \leq V.\text{cur}(\ell + m). w < t_m \land M(\ell + m)(t).\text{val} \neq \top \\
\forall m \in [n], \text{dom}(M(\ell + m)) \neq \emptyset \\
\mathcal{M}' = \mathcal{M}[\ell + m \leftarrow [t_m \leftarrow (\ell, \bot)]] \mid m \in [n]
\]

\[
\text{OM-READ} \\
\ell \not\in \text{unalloc}(M) \\
M[\ell(t)] = (\omega, R) \\
\omega \equiv \nu \\
\mathcal{V} \quad \mathcal{M} \mid V \quad \mathcal{M}' \mid V'
\]

\[
\text{OM-UPDATE} \\
\ell \not\in \text{unalloc}(M) \\
\mathcal{M}[\ell(t_r)] = (\nu_r, R_r) \\
t_w = t_r + 1 \\
t_w \not\in \mathcal{M}(\ell) \\
M' = \mathcal{M}[\ell \leftarrow \mathcal{M}(\ell)[t_w \leftarrow (\nu_w, R_w)]] \\
\mathcal{V} \quad \mathcal{M} \mid V \quad \mathcal{M}' \mid V'
\]

\[
\text{OM-ACQ-FENCE} \\
\mathcal{M} \mid V \quad \mathcal{M} \mid (V.\text{rel}, V.frel, V.acq, V.acq)
\]

\[
\text{OM-REL-FENCE} \\
\mathcal{M} \mid V \quad \mathcal{M} \mid ([\ell \leftarrow V.\text{cur} \mid \ell \in \text{dom}(V.\text{rel})], V.\text{cur}, V.\text{cur}, V.acq)
\]

Fig. 7. Machine semantics.
**DRE Precondition.**

\[
\begin{align*}
\text{DRF-read-na} & \quad \forall t \in \text{dom}(M(\ell)). \ t \leq \text{cur}(\ell).w \quad N(\ell).aw \subseteq \text{cur}(\ell).aw \\
\implies \quad M, N, (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \vdash \text{RaceFree(Read, } \ell, v, \text{na}) \\
\text{DRF-write-na} & \quad N(\ell).aw \subseteq \text{cur}(\ell).aw \quad N(\ell).nr \subseteq \text{cur}(\ell).nr \quad N(\ell).ar \subseteq \text{cur}(\ell).ar \\
\forall t \in \text{dom}(M(\ell)). \ t \leq \text{cur}(\ell).w < t_w \\
\implies \quad M, N, (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \vdash \text{RaceFree(Write, } \ell, v, \text{na}) \\
\text{DRF-read-at} & \quad rlx \subseteq o \quad N(\ell).w \leq \text{cur}(\ell).w \\
\implies \quad M, N, (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \vdash \text{RaceFree(Write, } \ell, v, o) \\
\text{DRF-write-at} & \quad rlx \subseteq o \quad N(\ell).w \leq \text{cur}(\ell).w \quad N(\ell).nr \subseteq \text{cur}(\ell).nr \\
\implies \quad M, N, (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \vdash \text{RaceFree(Write, } \ell, v, o) \\
\text{DRF-update} & \quad M, N, V \vdash \text{RaceFree(Read, } \ell, v_r, o_r) \quad M, N, V \vdash \text{RaceFree(Write, } \ell, v_w, o_w) \\
\implies \quad M, N, V \vdash \text{RaceFree(Update, } \ell, v_r, v_w, o_r, o_w) \\
\text{DRF-alloc} & \quad M, N, V \vdash \text{RaceFree(Alloc, } \ell, n) \\
\text{DRF-dealloc} & \quad \forall i \in [<n], t' \in \text{dom}(M(\ell + i)). \ t' \leq \text{cur}(\ell).w \quad \forall i \in [<n], N(\ell + i).aw \subseteq \text{cur}(\ell + i).aw \\
\forall i \in [<n], N(\ell + i).nr \subseteq \text{cur}(\ell + i).nr \quad \forall i \in [<n], N(\ell + i).ar \subseteq \text{cur}(\ell + i).ar \\
\implies \quad M, N, (\text{rel}, \text{frel}, \text{cur}, \text{acq}) \vdash \text{RaceFree(Dealloc, } \ell, n) \\
\end{align*}
\]

Fig. 8. Data-race-free (DRF) pre condition, detailing the exact requirements on the local and global race detector state for any particular memory event.
DRF Postcondition.

\[
N \longrightarrow \bigcirc \quad N'
\]

**DRF-Post-read-na**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{nr} := N(\ell).\text{nr} \cup \{r\}\} \right]
\]

**DRF-Post-write-na**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{w} := m.\text{ts}\} \right]
\]

**DRF-Post-read-at**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{ar} := N(\ell).\text{ar} \cup \{r\}\} \right]
\]

**DRF-Post-write-at**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{aw} := N(\ell).\text{aw} \cup \{m.\text{ts}\}\} \right]
\]

**DRF-Post-update**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{ar} := N(\ell).\text{ar} \cup \{r\}\} \right]
\]

**DRF-Post-alloc**

\[
N' = N \left[ \ell \leftarrow \{w := m_i.\text{ts}, \text{aw} := \emptyset, \text{nr} := \emptyset, \text{ar} := \emptyset\} \mid i \in [n] \right]
\]

**DRF-Post-dealloc**

\[
N' = N \left[ \ell \leftarrow \{N(\ell) \text{ with } \text{w} := m_i.\text{ts}\} \mid i \in [n] \right]
\]

Fig. 9. Data-race-free (DRF) post condition, detailing the change to the global race detector state on a per-event basis.
Combined Step.

\[ \frac{\zeta \mid (e, \mathcal{V}) \xrightarrow{\varepsilon \cdot e_f^e} \zeta' \mid (e', \mathcal{V}')}{\text{COMBRed-pure}} \]

\[ (M, N) \mid (e, \mathcal{V}) \xrightarrow{es} (M, N) \mid (e', \mathcal{V}) \]

\[ \forall \varepsilon, M', \mathcal{V}', e', r', e_f^0, ..., e_f^n. M, \mathcal{V} \vdash e \xrightarrow{\varepsilon} e', \] \[ \wedge M \mid \mathcal{V} \xrightarrow{\varepsilon, r^i, ms^j} M'' \mid \mathcal{V}'' \implies M, N, \mathcal{V} \vdash \text{RaceFree}(\varepsilon) \]

\[ \frac{M, \mathcal{V} \vdash e \xrightarrow{\varepsilon} e', \} \quad M \mid \mathcal{V} \xrightarrow{\varepsilon, r^i, ms^j} M' \mid \mathcal{V}' \quad N \xrightarrow{\text{RaceFree}(\varepsilon)} N'}{(M, N) \mid (e, \mathcal{V}) \xrightarrow{\varepsilon, []} (M', N') \mid (e', \mathcal{V}')} \]

Fig. 10. Combined machine and expression semantics

Threadpool Step.

\[ \frac{\zeta \mid T \mathcal{S} \to \zeta'}{\text{Threadpool Step.}} \]

\[ \text{ForkView}(\mathcal{V}) := (\emptyset, 0, \mathcal{V}.\text{cur}, \mathcal{V}.\text{cur}) \]

\[ \text{OT-step} \quad \mathcal{S}(\pi) = (e, \mathcal{V}) \]

\[ (M, N) \mid (e, \mathcal{V}) \xrightarrow{\varepsilon, [e_f^0, ..., e_f^n]} (M', N') \mid (e', \mathcal{V}') \quad \{\rho_0, ..., \rho_n\} \cap \text{dom}(\mathcal{S}) = \emptyset \]

\[ (M, N) \mid \mathcal{S} \to (M', N') \mid \mathcal{S}[\pi \leftarrow (e', \mathcal{V}')] [\{\rho_i \leftarrow (e_f^i, \text{ForkView}(\mathcal{V}')) \mid i \in [\lhd n]} \]

Fig. 11. Threadpool semantics.
2 CORRESPONDENCE OF ORC11 TO RC11

The memory model of ORC11 is modeled after Lahav et al. [2017] (referred to as "RC11" from now on) without SC accesses and SC fences. It is worth noting that the memory model of ORC11 is more conservative and declares more programs racy than RC11. To prove this, we show that any program that is racy under RC11 is also considered racy by ORC11. We make this claim more precise below.

The race detector in ORC11 (and the one in the intermediate OGS machine) is stronger, i.e., detects more races, than RC11. In particular, ORC11 does not permit reducing a CAS expression with order acq in the presence of an unsynchronized non-atomic read even when the CAS itself synchronizes with the non-atomic read. In contrast, the self-synchronizing nature of CAS leads to RC11 accepting this particular behavior as non-racy.

To simplify the proof, we allow RC11 to take expression reduction steps that are disallowed in ORC11. In particular, the declarative semantics in RC11 may compare arbitrary values with each other, whereas ORC11 will get stuck in some of these cases (see Fig. 5). A potential theorem to prove would then be that ORC11 detects any RC11 race or gets stuck for other reasons. Fortunately, the race detector in ORC11 already models races as being stuck and so the theorem statement simply becomes: Any program that is racy under RC11 will get stuck under ORC11 (see Theorem 1).

We decompose the proof into 2 steps. First, we prove that any racy RC11 execution of the program can be replayed as a racy execution in the Operational Graph Semantics (OGS, §2.3). Second, we prove that the racy OGS execution can be replayed as a racy execution in ORC11 (§2.4). The OGS is designed to be an intermediate mixture of RC11 and ORC11.

Definition 1 (Extended Order) The set of extended orders ExtOrder is defined by

\[ o \in \text{ExtOrder} := \text{Order} \cup \{ \text{relacq} \} \]

Note that relacq ⊒ o for any (extended) order o. We define o.w and o.r s.t.

\[
\begin{align*}
o.w, o.r & := \\
\text{rel, acq} & \text{ if } o = \text{relacq} \\
\text{rel, rlx} & \text{ if } o = \text{rel} \\
\text{rlx, acq} & \text{ if } o = \text{acq} \\
\text{rlx, rlx} & \text{ if } o = \text{rlx} \\
\text{na, na} & \text{ if } o = \text{na}
\end{align*}
\]

Definition 2 (Labels) The set of labels Label is defined by the following (tagged) union of events:

\[
\gamma \in \text{Label} := \{ R^o(\ell, v) \mid o \in \text{Order}, \ell \in \text{Loc}, v \in \text{Val} \}
\cup \{ W^o(\ell, v) \mid o \in \text{Order}, \ell \in \text{Loc}, v \in \text{Val} \}
\cup \{ U^o(\ell, v_r, v_w) \mid o \in \text{ExtOrder}, \ell \in \text{Loc}, v_r \in \text{codom}(\cdot \cdot \cdot =?), v_w \in \text{Val} \}
\cup \{ F^o \mid o \in \{ \text{rel, acq} \} \}
\cup \{ \text{Fork}^\rho \mid \rho \in \text{Thread} \}
\]

We write \( \gamma \sim \epsilon \) when \( \gamma \) corresponds a memory event \( \epsilon \) (mapping all labels except Fork to their corresponding counterparts in MemEvent).

2.1 Executions

An execution G is defined by:

(1) a finite set of events \( E \subseteq \mathbb{N} \) with events \( E \supseteq E_0 := \{ a^0_0 \mid \ell \in \mathcal{L} \} \).
(2) a labelling function \( \text{lab} \in E \rightarrow \text{Label} \), with projections \( \text{typ}, \text{mod}, \text{loc}, \text{val}_r, \text{val}_w \) where defined.

(3) a function \( \text{tid} \) assigning a thread identifier to every event in \( E \). We write \( E^\pi \) to denote the events in \( E \) with \( \text{tid}(a) = \pi \).

(4) a strict partial order \( \text{sb} \subseteq E \times E \) which is total on \( E^\pi \) for every thread \( \pi \), and which puts all events in \( E_0 \) before all other events.

(5) a binary relation \( \text{rf} \subseteq [\text{WU}] \cup \text{loc} \cup [\text{RU}] \) such that

(a) \( \forall (a, b) \in \text{rf}, \text{val}_r(a) = \text{val}_r(b) \)

(b) \( \forall b, (a_1, b) \in \text{rf}, (a_2, b) \in \text{rf}, a_1 = a_2. \)

(6) a family of strict total orders \( \{\text{mo}_\ell\}_{\ell \in L} \) and \( \text{mo} := \bigcup_{\ell \in L} \text{mo}_\ell. \)

2.2 Declerative Semantics

2.2.1 Consistent Executions.

**Definition 3 (Completeness)** An execution \( G \) is called complete if and only if for every \( a \in R \) we have \( \text{val}_r(a) = \# \lor \exists b \in W_{\text{loc}(a)}, (b, a) \in \text{rf} \). Note that this condition is weaker than in RC11 as it allows reads from uninitialized locations (signified by the value \#).

**Definition 4 (Auxiliary relations)**

\[
\begin{align*}
\text{rb} := & \text{rf}^{-1}; \text{mo} & \text{reads-before} \\
\text{eco} := & (\text{rf} \cup \text{mo} \cup \text{rb}) \cup \text{WU} \cup \text{loc} \cup [\text{RU}] & \text{extended-coherence} \\
\text{rs} := & [\text{WU}]; \text{sb} \cup \text{loc} \cup [\text{RU}] \cup \text{rf} \cup [\text{U}] & \text{release-sequence} \\
\text{asw} := & [\text{Fork}_p]; \text{sb} \cup \text{loc} \cup [\text{RU}] \cup \text{rf} \cup [\text{U}] & \text{additionally-synchronized-with} \\
\text{sw} := & \text{asw} \cup \left[ (\text{E}^\text{rel} \cup [\text{F}] \cup [\text{sb} \cup \text{loc} \cup [\text{RU}] \cup \text{rf}) \cup [\text{U}] \cup [\text{E}^\text{acq}] \right] & \text{synchronized-with} \\
\text{hb} := & (\text{sb} \cup \text{sw}) & \text{happens-before}
\end{align*}
\]

For intuition of these definitions, please confer the RC11 paper [Lahav et al. 2017].

**Definition 5 (Consistency)** An execution is called RC11-consistent (simply "consistent" from now on) if it is complete and

- \( \text{hb}; \text{eco} \) is irreflexive (COHERENCE)
- \( \text{rb} \cup \text{rf} \) is acyclic (NO-THIN-AIR)

This definition does not include RC11’s SC axiom.
We write $TS \xrightarrow{\pi} TS'$ if $TS \xrightarrow{x} TS'$ for some transition label $x$; $TS \xrightarrow{\pi} TS'$ if $TS \xrightarrow{\pi} TS'$ for some thread identifier $\pi$; and $TS \Rightarrow TS'$ if $TS \xrightarrow{\pi} TS'$ for some transition label $x$ and thread identifier $\pi$. A threadpool is called final if $TS(\pi) \in \mathcal{V}al$ for every $\pi \in \text{dom}(TS)$.

**Definition 6 (Traces)** A trace is a sequence of pairs $\langle \gamma_1, \pi_1 \rangle, \ldots, \langle \gamma_n, \pi_n \rangle$. We say that $tr = \langle \gamma_1, \pi_1 \rangle, \ldots, \langle \gamma_n, \pi_n \rangle$ is a trace of an expression $e$ if $[0 \mapsto e] \supseteq \epsilon \xrightarrow{\gamma_1, \pi_1} \epsilon \xrightarrow{\gamma_2, \pi_2} \ldots \epsilon \xrightarrow{\gamma_n, \pi_n} \epsilon S$ for some thread $\pi$ and threadpool $TS$. When $TS$ is final, we call $tr$ a full trace.

**Definition 7** A trace $tr = \langle \gamma_1, \pi_1 \rangle, \ldots, \langle \gamma_n, \pi_n \rangle$ induces partial order on indices $sb(tr)$, and a relation on indices $\text{asw}(tr)$, called *additional-synchronized-with*. They are defined by:

\[
\begin{align*}
   i < j & \quad \pi_i = \pi_j \quad \langle i, j \rangle \in sb(tr) \\
   (i, j) \in sb(tr) & \quad (i, k) \in sb(tr) \\
   i < j & \quad \gamma_i = \text{Racy}_{\pi_j} \quad \langle i, j \rangle \in \text{asw}(tr)
\end{align*}
\]

**Lemma 1** Let $tr$ be a trace of an expression $e$. Then

- Any prefix of $tr$ is also a trace of $e$.
- Any permutation $tr'$ of $tr$ with $sb(tr') = sb(tr)$ and $\text{asw}(tr') = \text{asw}(tr)$ is a trace of $e$.

**Definition 8** An execution $G$ follows a trace $tr = \langle \gamma_1, \pi_1 \rangle, \ldots, \langle \gamma_n, \pi_n \rangle$ if:

- $E = \{a_1, \ldots, a_n\}$ such that $\text{lab}(a_k) = \gamma_k$ and $\text{tid}(a_k) = \pi_k$ for every $1 \leq k < n$
- $sb = \{\langle i, j \rangle \mid \langle i, j \rangle \in sb(tr)\}$.

We call $G$ an execution of expression $e$ if $G$ follows some trace of $e$.

**Definition 9** (Conflict) Two events $a$ and $b$ are called conflicting in an execution $G$ if $a, b \in E$, $\{\text{typ}(a), \text{typ}(b)\} \cap \{W, U\} \neq \emptyset$, $a \neq b$, and $\text{loc}(a) = \text{loc}(b)$.

**Definition 10** (Races) A pair $(a, b)$ is called a race in $G$ if $a$ and $b$ are conflicting events in $G$, and $(a, b) \notin \text{hb} \cup \text{hb}^{-1}$. An execution $G$ is called racy if there is some race $(a, b)$ in $G$ with $na \in \{\text{mod}(a), \text{mod}(b)\}$.

**Definition 11** (Bugginess) An execution $G$ is buggy if it is racy. An expression $e$ is buggy if some consistent execution of $e$ is buggy.

### 2.3 Operational Graph Semantics (OGS)

We now introduce an operationalized account of RC11 (OGS, short for Operational Graph Semantics), in which we build up executions step by step. This serves as an important stepping stone towards a our correspondence proof with ORC11.

**Definition 12** (Execution Extension: Memory Accesses) We write $G' \in \text{Add}(G, \pi, \rho, \gamma)$ if there exists an event $a$ s.t.

- $G'.E = G.E \cup \{a\}$, $G'.\text{tid} = G.\text{tid} \cup \{a \mapsto \rho\}$, $G'.\text{lab} = G.\text{lab} \cup \{a \mapsto \gamma\}$
- if $\rho \neq \pi$ then $\rho \notin \text{dom}(G.\text{tid})$
- $G'.sb = (G.sb \cup (G.E.\rho \times \{a\}))^+$
- $G'.rf \supseteq G.rf$
- $G'.mo \supseteq G.mo$ and if $\gamma = W^{na}(\_, \_)$ then $a$ is $mo$-maximal in $G'$

**Definition 13** (Race Predicate) We define a predicate $\text{Race}(G, \pi)$ which holds for all memory events from $\pi$ that would cause a data race in execution $G$. Note that this race detector models exactly the rules implement in ORC11. Thus, it detects more races than RC11 but only in (potentially
non-buggy) executions following buggy expressions.

\[
\begin{align*}
\text{RAcE-I} & \quad \circ \equiv \text{rlx} \\
\gamma \in (RU)_\ell \quad \exists a \in W^a_\ell \forall b \in E^\pi \langle a, b \rangle \notin h_b^* \\
& \quad \gamma \in \text{Race}(G, \pi)
\end{align*}
\]

\[
\begin{align*}
\text{RAcE-II} & \quad \gamma = R^{na}(\ell, \_)
\exists a \in (W)_\ell \forall b \in E^\pi \langle a, b \rangle \notin h_b^* \\
& \quad \gamma \in \text{Race}(G, \pi)
\end{align*}
\]

\[
\begin{align*}
\text{RAcE-III} & \quad \gamma = W^{na}(\ell, \_)
\exists a \in (RW)_\ell \forall b \in E^\pi \langle a, b \rangle \notin h_b^* \\
& \quad \gamma \in \text{Race}(G, \pi)
\end{align*}
\]

\[
\begin{align*}
\text{RAcE-IV} & \quad \circ \equiv \text{rlx} \\
\gamma = W^o_\ell \\
\exists a \in (RW)_\ell \forall b \in E^\pi \langle a, b \rangle \notin h_b^* \\
& \quad \gamma \in \text{Race}(G, \pi)
\end{align*}
\]

\[
\begin{align*}
\text{RAcE-V} & \quad \gamma = U^o_\ell \\
\exists a \in (RW)_\ell \forall b \in E^\pi \langle a, b \rangle \notin h_b^* \\
& \quad \gamma \in \text{Race}(G, \pi)
\end{align*}
\]

**Definition 14 (OGS Reductions)**

OGS-MEMORY-STEP

\[
\begin{align*}
\gamma \in \{R^o(\ell, v), W^o(\ell, v), F^o\} \\
\gamma \notin \text{Race}(G, \pi) \\
G' \in \text{Add}(G, \pi, \pi, \gamma) \\
G' \text{ is consistent}
\end{align*}
\]

\[
\begin{align*}
G \xrightarrow{\pi} G' 
\end{align*}
\]

OGS-FORK

\[
\begin{align*}
\gamma \in \text{Race}(G, \pi) \\
G' \in \text{Add}(G, \pi, \rho, \text{Fork}_\rho) \\
G' \text{ is consistent}
\end{align*}
\]

\[
\begin{align*}
G \xrightarrow{\text{Fork}_\rho} G' 
\end{align*}
\]

OGS-RACE

\[
\begin{align*}
\gamma \in \text{Race}(G, \pi) \\
G \xrightarrow{\pi} \bot_{\text{race}}
\end{align*}
\]

We define combined machine and expression semantics for OGS. We once again allow expression reductions to proceed independent of the current state, thus capturing more behaviors than those allowed by ORC11.

OGS-COMBRED-PURE

\[
\begin{align*}
\mathcal{M}, \mathcal{V} \vdash e \rightarrow e', [] \\
G \mid e \xrightarrow{\downarrow [\_]}^\pi G \mid e'
\end{align*}
\]

OGS-COMBRED-EVENT

\[
\begin{align*}
\forall \varepsilon, e'. \mathcal{M}, \mathcal{V} \vdash e \xrightarrow{\varepsilon} e', [] \\
\implies \neg (G \xrightarrow{\varepsilon} \pi \bot_{\text{race}}) \\
\mathcal{M}, \mathcal{V} \vdash e \xrightarrow{\varepsilon} e', [] \\
G \xrightarrow{\varepsilon}^\pi G'
\end{align*}
\]

OGS-COMBRED-FORK

\[
\begin{align*}
\mathcal{M}, \mathcal{V} \vdash e \rightarrow e', [ef] \\
G \xrightarrow{\text{Fork}_\rho} G' \\
G \mid e \xrightarrow{\downarrow [\_]}^\pi G' \mid e'
\end{align*}
\]

OGS-COMBRED-RACE

\[
\begin{align*}
\mathcal{M}, \mathcal{V} \vdash e \rightarrow e', [] \\
G \xrightarrow{\varepsilon}^\pi \bot_{\text{race}}
\end{align*}
\]
\[
\text{OGS-OT-step}
\]

\[
TS(\pi) = e \quad G \mid e \xleftarrow{\varepsilon_1, \varepsilon_2, \ldots, \varepsilon_n} G' \mid e' \quad \{\rho_0 \ldots \rho_n\} \cap \text{dom}(TS) = \emptyset
\]

\[
G \mid TS \rightarrow G' \mid TS[\pi \leftarrow e'] [\rho_i \leftarrow \varepsilon_i | i \in [n]]
\]

\[
\text{OGS-OT-RACE}
\]

\[
TS(\pi) = e \quad G \mid e \xleftarrow{\varepsilon_1} \perp_{\text{race}}
\]

\[
G \mid TS \rightarrow \perp_{\text{race}}
\]

We define \(G_0\) to be an execution in which all locations are allocated with an initial value of \(\dagger\).

**Lemma 2** (Non-buggy Reductions) Let \(G_1\) be a non-buggy and consistent execution such that

\[
G_1 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_n, \pi_n} G_{n+1}.
\]

Then \(G_1, \ldots, G_n, G_{n+1}\) are all non-buggy and consistent executions.

**Lemma 3** (Inclusion of Behaviors (I)) Let \(G\) be a non-buggy, consistent execution of expression

\[
e.
\]

Then there exists a trace \(tr = \langle \gamma_1, \pi_1 \rangle \ldots \langle \gamma_n, \pi_n \rangle\) of \(e\) such that

\[
G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_n, \pi_n} G \vee \exists j \leq n, G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_j, \pi_j} \perp_{\text{race}}.
\]

**Proof.** As \(G\) is consistent, we have that \(sb \cup rf\) is acyclic. Let \(a_1, \ldots, a_n\) be an enumeration of \(E\) that respects \((sb \cup rf)^*\). For every \(1 \leq i \leq n\), let \(\pi_i := \text{lab}(a_i)\), \(\gamma_i = \text{lab}(a_i)\), and \(tr = \langle \gamma_1, \pi_1 \rangle \ldots \langle \gamma_n, \pi_n \rangle\). Adding events \(a_1, \ldots, a_n\) one-by-one we can thus establish either \(G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_n, \pi_n} G\), or—if in any step \(j \leq n\) the race predicate detects a spurious race—\(G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_j, \pi_j} \perp_{\text{race}}\).

**Lemma 4** (Inclusion of Behaviors (II)) Let \(e\) be a buggy expression. Then \(G_0 \mid [0 \rightarrow e] \rightarrow^* \perp_{\text{race}}\).

**Proof.** We have that \(e\) is buggy and, thus, a consistent execution \(G\) which is buggy. Let \(a_1, \ldots, a_n\) be an enumeration of \(E\) that respects \(sb \cup rf\). Let \(k\) be the minimal index such that \(G \cap \{a_1, \ldots, a_k\}\) is buggy, i.e., racy.

We thus have that \(G \cap \{a_1, \ldots, a_k\}\) is racy. Let \(j < k\) be the minimal index such that \(\text{loc}(a_k) = \text{loc}(a_j), (a_k, a_j) \notin \text{hb} \cup \text{hb}^{-1}\), and one of the following holds:

- \(a_k \in (WU)^{1n} \land a_j \in (R^{na} \lor a_k \in (\text{hb})\}
- \(a_j \in (WU)^{1n} \land a_k \in (\text{hb})\}

Note that we have \(\text{tid}(a_k) \neq \text{tid}(a_j)\), as otherwise these events would be related by \(G, sb\), and, thus \(G, \text{hb}\).

1. \(a_k \in W^{na}\). We define \(B := \{a \in E \mid \langle a, a_j \rangle \in G, \text{hb} \lor \langle a, a_k \rangle \in G, \text{hb}^*\}\) and \(G' := G \cap B\). Note that \(G'\) is non-empty, consistent, and does not contain \(a_j\) (which is minimal in causing the race), thus not buggy. Also note that \(G'\) is an execution of \(e\). By **Lemma 3**, we have that

\[
G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_n, \pi_n} G' \vee \exists j \leq n, G_0 \xrightarrow{\gamma_1, \pi_1} \ldots \xrightarrow{\gamma_j, \pi_j} \perp_{\text{race}}
\]

for some trace \(\langle \gamma_1, \pi_1 \rangle, \ldots, \langle \gamma_n, \pi_n \rangle\) of \(e\). In the latter case our proof is done. Otherwise we have \(\langle a_k, a_j \rangle \notin G', \text{hb}\) and we show that \(G' \xrightarrow{\text{lab}(a_j)} \text{tid}(a_j) \perp_{\text{race}}\).

By **Definition 13** (using whichever case corresponds to \(\text{lab}(a_j)\)), it suffices to show that

\[
\langle a_k, b \rangle \notin G', \text{hb}^*\]

for all \(b \in E^{\text{tid}(a_j)}\). By way of contradiction, assume \(b \in E^{\text{tid}(a_j)}\) and \(\langle a_k, b \rangle \in G', \text{hb}^*\). By definition of \(G'\), we have \(\langle b, a_j \rangle \in G, \text{hb} \lor \langle b, a_k \rangle \in G, \text{hb}^*\).

(a) \(\langle b, a_j \rangle \in G, \text{hb}\). By transitivity, we have \(\langle a_k, a_j \rangle \in G, \text{hb}\), which contradicts our assumption.

(b) \(\langle b, a_k \rangle \in G, \text{hb}^*\). From \(\text{tid}(a_k) \neq \text{tid}(a_j)\) we have that \(b \neq a_k\). Thus, \(\langle b, a_k \rangle \in G, \text{hb}\). By transitivity, we have \(\langle b, b \rangle \in G, \text{hb}\), which contradicts \(\text{hb}\)'s irreflexivity.
As \( \langle y_1, \pi_1 \rangle, \ldots, \langle y_n, \pi_n \rangle, \langle \text{lab}(a_j), \text{tid}(a_j) \rangle \) is a valid trace for \( e \), we have that \( G_0 \models [0 \mapsto e] \rightarrow^* \downarrow_{\text{race}}.

(2) \( a_j \in W^a \) is symmetric to the case above.

(3) \( a_k \in (W \cup R)^{\text{rlx}} \wedge a_j \in R^a \). We define \( B := \{ a \in E \mid \langle a, a_j \rangle \in G.\text{hb} \vee \langle a, a_k \rangle \in G.\text{hb}^* \} \) and \( G' := G \cap B \). Note that \( G' \) is consistent and not buggy. By Lemma 3, we have that \( G_0 \models \gamma \downarrow_{\text{race}} \).

\( \ldots Y_n \downarrow_{\text{race}} G' \vee \exists j \leq n. G_0 \downarrow_{\text{race}} \) for some trace \( \langle y_1, \pi_1 \rangle, \ldots, \langle y_n, \pi_n \rangle \) of \( e \). In the latter case our proof is done. Otherwise we have \( \langle a_k, a_j \rangle \notin G'.\text{hb} \) and we show that \( G' \rightarrow_{\text{lab}(a_j)}\text{tid}(a_j) \downarrow_{\text{race}}. \)

By Definition 13, it suffices to show that \( \langle a_k, b \rangle \notin G'.\text{hb}^* \) for all \( b \in E^{\text{tid}(a_j)} \). By way of contradiction, assume \( b \in E^{\text{tid}(a_j)} \) and \( \langle a_k, b \rangle \in G'.\text{hb}^* \). By definition of \( G' \), we have \( \langle b, a_k \rangle \in G.\text{hb} \vee \langle b, a_j \rangle \in G.\text{hb}^* \).

(a) \( \langle b, a_j \rangle \in G.\text{hb} \). By transitivity, we have \( \langle a_k, a_j \rangle \in G.\text{hb} \), which contradicts our assumption.

(b) \( \langle b, a_k \rangle \in G.\text{hb}^* \). From \( \text{tid}(a_k) \neq \text{tid}(a_j) \) we have that \( b \neq a_k \). Thus, \( \langle b, a_k \rangle \in G.\text{hb} \). By transitivity, we have \( \langle b, b \rangle \in G'.\text{hb} \), which contradicts \( \text{hb}^* \)’s irreflexivity.

As \( \langle y_1, \pi_1 \rangle, \ldots, \langle y_n, \pi_n \rangle, \langle \text{lab}(a_j), \text{tid}(a_j) \rangle \) is a valid trace for \( e \), we have that \( G_0 \models [0 \mapsto e] \rightarrow^* \downarrow_{\text{race}}. \)

(4) \( a_j \in W^{\text{rlx}} \wedge a_k \in R^a \). This case is symmetric to the one above.

\( \square \)

2.4 OGS to ORC11

Definition 15 We define auxiliary relations \{\text{auxrel}\}_\ell, \text{auxfrel}, \text{auxacq}. Note that by \((RU)^{\text{rlx}}\) we mean read and update events with the \text{rlx} read mode.

\[
\begin{align*}
\text{auxrel}_\ell &: = \text{hb}; ([W]^{\text{rel}}) \\
\text{auxfrel} &: = \text{hb}; [F^{\text{rel}}] \\
\text{auxacq} &: = \text{hb}; ([F^{\text{rel}}]; [F]; \text{sb})^3; \text{rs}; \text{rf} ; ([RU]^{\text{rlx}})^3
\end{align*}
\]

Definition 16 (Event Injection) Let \( G \) be an execution and \( a \in E \). We define an injection into natural numbers, written \( \text{Inj}(G, a) \), as follows.

\[
\text{Inj}(G, a) := \text{prime}(\text{tid}(a))^\dagger \land \{ b | (b, a) \in \text{sb} \}
\]

where \( \text{prime}(n) \) is the \( n^{th} \) prime number. Note that \( \text{Inj} \) is injective and that performing a machine step \( G \rightarrow G' \) implies \( \text{Inj}(G', a) = \text{Inj}(G, a) \) for any \( a \in G \).

We write \( \text{Inj}(G, X) \) for \( \{ \text{Inj}(G, a) \mid a \in X \} \). We also write \( a \in Y \) for \( \text{Inj}(G, a) \in Y \) if \( Y \) is defined as \( \text{Inj}(G, X) \) for some \( X \). (Note that this implies \( a \in X \).)

Definition 17 (Timestamp Assignment) A timestamp assignment for an execution graph \( G \) is a function \( ts : WU \rightarrow \text{Time} \), that satisfies \( ts(a) < ts(b) \) whenever \( \langle a, b \rangle \in G.\text{mo} \).

Definition 18 (Message Reconstruction) Given a timestamp assignment \( ts \) for \( G \) and an event \( a \in WU \), we define the \((X,R)\)-restricted event map, denoted \( \text{map}^{G,ts}(a, X, R) \), the \( X \)-restricted write map, denoted \( \text{map}^{G,ts}_w(a, X) \), the \( X \)-restricted read map, denoted \( \text{map}^{G,ts}_r(a, X) \), the proto write view, denoted \( \text{view}^{\text{wu}}(a, G, ts) \), the proto read view, denoted \( \text{view}^{\text{wu}}(a, G, ts) \), and the message induced by \( a \) in \( G \) according to \( ts \), denoted \( \text{msg}(a, G, ts) \), as follows.
\[ \text{map}^{G,ts}(a, X, R) = \{ b \mid b \in X, (b, a) \in R \} \]

\[ \text{map}^{G,ts}(a, X) = \begin{cases} 
\text{map}^{G,ts}(a, X, \text{hb}^*) & \text{if } \text{mod}(a) = \text{rel} \\
\text{map}^{G,ts}(a, X, (\text{auxfrel} \cup \text{auxrel})^*; \text{hb}^*) & \text{if } \text{mod}(a) = \text{rlx} \\
\bot & \text{otherwise}
\end{cases} \]

\[ \text{msg}(a, G, ts) = \begin{cases} 
\text{val}_w(a), \text{view}_w(a, G, ts) & \text{if } a = \text{W} \\
\text{val}_w(a), \text{view}_w(a, G, ts) \cup \text{view}_r(a, G, ts) & \text{if } a = \text{U}
\end{cases} \]

In these definitions, we take \( \bot \) to be the maximum of an empty set.

**Definition 19** Let \( G \) be an execution and \( ts \) be a timestamp assignment for \( G \). We define the physical state \( (\mathcal{M}^{ts}_G, \mathcal{N}^{ts}_G, \mathcal{V}^{ts}_G) \) as follows.

- The memory is defined by \( \mathcal{M}^{ts}_G := \lambda \ell. \lambda t. \begin{cases} 
\text{msg}(a, G, ts) & \text{if } \exists a. t = ts(a) \land \ell = \text{loc}(a) \\
\bot & \text{otherwise}
\end{cases} \)
The thread views $Y_G^T$ are defined by

$\text{ThEvs}(X, S, R) := \{ a \in S \mid \exists b \in X. (a, b) \in R^* \}$

$t_{\text{max}}(X, S, R) := \max \{ ts(a) \mid a \in \text{ThEvs}(X, S, R) \}$

$V(X, R) := \lambda \ell. \{ w := t_{\text{max}}(X, (\ell W) \ell, R),$

$\text{aw} := \{ ts(a) \mid a \in \text{ThEvs}(X,(\ell W) \ell^{\ell r i x}, R) \},$

$\text{nr} := \text{Inj}(G, \text{ThEvs}(X, (\ell R) \ell^{\ell r i x}, R)),$

$\text{ar} := \text{Inj}(G, \text{ThEvs}(X, (\ell R) \ell^{\ell r i x}, R)) \}$

$Y_G^T(\pi) := \{ \text{rel} := \lambda \ell'. V(\pi, \text{auxrel}),$

$\text{frel} := V(\pi, \text{auxrel}),$

$\text{cur} := V(\pi, \text{hb}),$

$\text{acq} := V(\pi, \text{auxacq}) \}$

The global race detector state $N_G^{\ell s}$ is defined by

$N_G^{\ell s} := \lambda \ell. \{$

$w := t_{\text{max}}(E, W^a, (\ell)),$

$\text{aw} := \{ ts(a) \mid a \in (\ell W) \ell^{\ell r i x} \},$

$\text{nr} := \text{Inj}(G, R^a),$

$\text{ar} := \text{Inj}(G, (RU) \ell^{\ell r i x}) \}$

In these definitions, we take $\bot$ to be the maximum of an empty set.

We say that $G$ relates to a physical state $(M, N, Y)$, denoted $G \sim_{ts} (M, N, Y)$, if and only if $(M_G^{\ell s}, N_G^{\ell s}, Y_G^{\ell s}) = (M, N, Y)$.

**Definition 20** In the following, we lift ORC11’s machine semantics to thread views such that

$$(M, N, Y) \xrightarrow{\pi, g} (M, N', Y') := (M, N) \mid Y(\pi) \xrightarrow{g} (M', N') \mid \forall \ell' \land Y' = Y \left[ \pi \leftarrow \ell' \right]$$

**Lemma 5** Suppose $G \xrightarrow{\pi, g} G'$, $\pi \sim \ell$ and let $ts'$ be a timestamp assignment for $G'$. Then $ts = ts' |_{G, n}$ is a timestamp assignment for $G$ and $(M_G^{\ell s}, N_G^{\ell s}, Y_G^{\ell s}) \xrightarrow{\ell, ts} (M_G^{\ell s}, N_G^{\ell s}, Y_G^{\ell s})$.

In the remainder of this section, when $ts$ is uniquely identifiable, we simply write $G \sim (M, N, Y)$ to mean $G \sim_{ts|G,n} (M, N, Y)$.

**Lemma 6** (Inclusion of Behaviors (I)) Suppose $G \xrightarrow{\rho_1} \pi_1 \ldots \xrightarrow{\rho_n} \pi_n G_n$, and $ts$ is a timestamp assignment for $G_n$, and $G \sim (M_1, N_1, Y_1)$. Then either

- there exist $\ell_1, \ldots, \ell_n, G_2 \sim (M_2, N_2, Y_2) \ldots G_n \sim (M_n, N_n, Y_n)$ such that
  $$(M_1, N_1, Y_1) \xrightarrow{\ell_1} \pi_1 \ldots \xrightarrow{\ell_n} \pi_n (M_n, N_n, Y_n),$$

- or there exist $j < n, \ell_1, \ldots, \ell_{j+1}, G_2 \sim (M_2, N_2, Y_2) \ldots G_j \sim (M_j, N_j, Y_j)$ such that
  $$(M_1, N_1, Y_1) \xrightarrow{\ell_1} \pi_1 \ldots \xrightarrow{\ell_j} \pi_j (M_j, N_j, Y_j) \land \neg \left( (M_j, N_j, Y_j) \xrightarrow{\ell_{j+1}} \pi_{j+1} \right).$$
**Lemma 7** (Inclusion of Behaviors (II)) Let $G$ be a consistent execution that is not buggy, $ts$ a timestamp assignment for $G$, $G \sim (M, N, Y)$, $\gamma \sim \epsilon$, and $G \xrightarrow{\gamma \pi} \bot_{race}$. Then $\neg (\langle M, N, Y \rangle \xrightarrow{\epsilon \pi} \bot_{race})$.

**Proof.** We consider the following cases.

1. $\gamma \in \{R^0(\ell, \_), U^0(\ell, \_\_\_\_\_\_\_\_)\} \land o \equiv rlx \land \exists a \in \mathbb{W}^a. \forall b \in \mathbb{E}^\pi. \langle a, b \rangle \notin hb^*$. (RACE-I)

We show $\neg (\langle M, N, Y(\pi) \rangle \vdash \text{RaceFree}(\langle \text{Read, } \ell, \_\_\_\_\_\_\_\_ \rangle))$. It suffices to show that $Y(\pi).\text{curr}(\ell).w < N(\ell).w$. Let $a_m \in \mathbb{W}^a$ be the mo-maximal non-atomic write event on $\ell$, which implies $ts(a_m) \geq ts(a)$. Then $N(\ell).w = ts(a_m)$. It thus suffices to show that $Y(\pi).\text{curr}(\ell).w < ts(a_m)$. By way of contradiction, assume that $Y(\pi).\text{curr}(\ell) \geq ts(a_m)$. Then, there exists $c \in (\mathbb{W} \ell)$ and $b \in \mathbb{E}^\pi$ s.t. $\langle c, b \rangle \in hb^* \land ts(c) \geq ts(a_m)$. From $\langle a, a_m \rangle \in mo^*$, COHERENCE, and $G$ being non-racy we have that $\langle a, a_m \rangle \in hb^*$. As $G$ is non-racy, we also have $c = a_m \lor \langle a_m, c \rangle \in hb \lor \langle c, a_m \rangle \in hb$.

(a) $c = a_m$. We have $\langle a, b \rangle \in hb^*$ which contradicts our initial assumption.

(b) $\langle a_m, c \rangle \in hb$. By transitivity, we have $\langle a, b \rangle \in hb^*$, and, thus, $\langle a, b \rangle \in hb^*$. This contradicts our initial assumption.

(c) $\langle c, a_m \rangle \in hb \land c \neq a$. By COHERENCE, we have $\langle a, c, a \rangle \notin mo$ and, thus, $\langle c, a_m \rangle \in mo$. This contradicts $ts(c) \geq ts(a_m)$.

2. $\gamma = R^a(\ell, \_\_\_) \land \exists a \in (\mathbb{W} \ell). \forall b \in \mathbb{E}^\pi. \langle a, b \rangle \notin hb^*$. (RACE-II)

We show $\neg (\langle M, N, Y(\pi) \rangle \vdash \text{RaceFree}(\langle \text{Read, } \ell, \_\_\_\_\_\_\_\_ \rangle))$. It suffices to show that either there exists $t^\prime$, $(v^\prime, v^\prime') = M(\ell)(t^\prime)$ s.t. $Y(\pi).\text{curr}(\ell).w < t^\prime$ or $N(\ell).aw \notin Y(\pi).\text{curr}(\ell).aw$.

We consider two cases:

(a) $\text{mod}(a) = na$. We choose $t^\prime = ts(a)$ and $(v^\prime, v^\prime) := msg(a, G, ts)$. It suffices to show $Y(\pi).\text{curr}(\ell).w < ts(a)$. There exists $c \in (\mathbb{W} \ell)$ and $b \in \mathbb{E}^\pi$ s.t. $\langle c, b \rangle \in hb^*$ and $Y(\pi).\text{curr}(\ell).w = ts(c)$. We show $ts(c) < ts(a)$. By way of contradiction, assume $ts(c) \geq ts(a)$. We have $c \neq a$ as otherwise $\langle a, b \rangle \in hb^*$, contradicting our assumption. Thus we have $ts(c) > ts(a)$ and $\langle a, c \rangle \in mo$. From $G$ being non-racy, COHERENCE, and $\langle a, c \rangle \in mo$ we have that $\langle a, c \rangle \in hb$. By transitivity, $\langle a, b \rangle \in hb^*$, which contradicts our assumption.

(b) $\text{mod}(a) = rlx$. We show $N(\ell).aw \notin Y(\pi).\text{curr}(\ell).aw$. By way of contradiction, assume that $N(\ell).aw \subseteq Y(\pi).\text{curr}(\ell).aw$. We have $a \in N(\ell).aw$ and, thus, $a \in Y(\pi).\text{curr}(\ell).aw$. Hence, there exists $b^\prime \in \mathbb{E}^\pi$ s.t. $\langle a, b^\prime \rangle \in hb^*$, which contradicts our assumption.

3. $\gamma = R^a(\ell, v) \land \exists a \in (\mathbb{W} \ell). \forall b \in \mathbb{E}^\pi. \langle a, b \rangle \notin hb^*$. (RACE-III)

We show that $\neg (\langle M, N, Y(\pi) \rangle \vdash \text{RaceFree}(\langle \text{Write, } \ell, \_\_\_\_\_\_\_\_ \rangle))$.

We consider the following cases.

(a) $a \in \mathbb{W}^a$. There exists $c \in (\mathbb{W} \ell)$ and $b \in \mathbb{E}^\pi$ s.t. $\langle c, b \rangle \in hb^* \land Y(\pi).\text{curr}(\ell).w = ts(c)$. We also have $a \neq c$ as that would imply $\langle a, b \rangle \in hb^*$, contradicting our assumption. We show that there exists $t^\prime$, $(v^\prime, v^\prime') = M(\ell)(t^\prime)$ s.t. $ts(c) < t^\prime$. We choose $t^\prime := ts(a)$ and $(v^\prime, v^\prime') := msg(a, G, ts)$.

It suffices to show $ts(c) \geq ts(a)$. As $G$ is non-racy, we have $\langle c, a \rangle \in hb \lor \langle c, a \rangle \in hb$. The former implies, by transitivity, that $\langle a, b \rangle \in hb^*$, which would contradict our assumption.

Thus, $\langle c, a \rangle \in hb$. As $a \neq b$ we derive $\langle c, a \rangle \in mo$ from COHERENCE and, thus, $ts(c) < ts(a)$.

(b) $a \in (\mathbb{W} \ell)^{rlyx}$. We show that $N(\ell).aw \notin Y(\pi).\text{curr}(\ell).aw$. By way of contradiction, assume that $N(\ell).aw \subseteq Y(\pi).\text{curr}(\ell).aw$. We have $a \in N(\ell).aw$ and, thus, $a \in Y(\pi).\text{curr}(\ell).aw$. Hence, there exists $b^\prime \in \mathbb{E}^\pi$ s.t. $\langle a, b^\prime \rangle \in hb^*$, which contradicts our assumption.

(c) $a \in R_\ell$. We show that $N(\ell).nr \notin Y(\pi).\text{curr}(\ell).nr \lor N(\ell).ar \notin Y(\pi).\text{curr}(\ell).ar$. We have $\text{Inj}(G, a) \in N(\ell).nr \lor \text{Inj}(G, a) \in N(\ell).ar$. By way of contradiction, assume that $N(\ell).nr \subseteq
Lemma 8  Suppose $G \xrightarrow[\pi_1]{} \ldots \xrightarrow[\pi_n]{} G_n \xrightarrow[\pi_n]{} \perp_{\text{race}}$, \(ts\) a timestamp assignment for \(G_n\), and \(G \sim (M_1, N_1, Y_1)\). Then there exist \(0 \leq j \leq n, \varepsilon_i \ldots \varepsilon_{j+1}, G_2 \sim (M_2, N_2, Y_2) \ldots G_j \sim (M_j, N_j, Y_j)\) such that \((M_1, N_1, Y_1) \xrightarrow[\pi_1]{} \ldots \xrightarrow[\pi_j]{} (M_j, N_j, Y_j) \sim (M_j, N_j, Y_j) \xrightarrow[\pi_{j+1}]{} -\).

\[
\begin{align*}
\text{Proc. ACM Program. Lang., Vol. 4, No. POPL, Article 99. Publication date: January 2020.}
\end{align*}
\]
Proof. Follows from Lemma 6 and Lemma 7. To invoke Lemma 7, we need Lemma 2 to know that \( G_j \) is a non-buggy and consistent execution. □

Definition 21 (Initial State) We define the initial physical state \( \mathcal{M}_0 \), global race detector state \( \mathcal{N}_0 \) as well as an initial thread view \( \mathcal{V}_0 \) as follows.

\[
\begin{align*}
\mathcal{M}_0 & := \lambda \ell. \lambda t. \begin{cases} (\dagger, \bot) & \text{if } t = 0 \\
\bot & \text{otherwise} \end{cases} \\
\mathcal{V}_{\text{aux}} & := \lambda \ell. \{ w := 0, aw := \emptyset, nr := \emptyset, ar := \emptyset, \} \\
\mathcal{N}_0 & := \mathcal{V}_{\text{aux}} \\
\mathcal{V}_0 & := \{ \text{rel} := \lambda \ell. \bot, \text{frel} := \bot, \text{cur} := \mathcal{V}_{\text{aux}}, \text{acq} := \mathcal{V}_{\text{aux}}, \}
\end{align*}
\]

Intuitively, the initial state only contains allocation events for all locations.

Theorem 1 (ORC11: Racy Programs Get Stuck) Suppose \( e \) is buggy. Then \( e \) can get stuck in ORC11, i.e., \((\mathcal{M}_0, \mathcal{N}_0) \mid [0 \mapsto (e, \mathcal{V}_0)] \rightarrow^* (\mathcal{M}', \mathcal{N}') \mid T S'\) such that \( \neg ((\mathcal{M}', \mathcal{N}') \models \_).\)

Proof. Follows from Lemma 4 and Lemma 8.

From Lemma 4, we have a trace \( G_0 \mid [0 \mapsto e] \rightarrow \ldots G_n \mid T S_n \rightarrow \bot_{\text{race}} \) for some \( G_n \) and \( T S_n \). This, in turn, gives us a trace \( G_0 \stackrel{\gamma_1}{\rightarrow}^* \ldots G_n \stackrel{\gamma_n}{\rightarrow}^* \bot_{\text{race}} \). We then can construct the timestamp assignment \( ts \) from \( G_n \) by following \( G_n \) for each location \( \ell \).

Since \( G_0 \) only contains allocation events, it is trivially the case that \( ts \) is a timestamp assignment for \( G_0 \) and \( G_0 \models (\mathcal{M}_0, \mathcal{N}_0, [0 \mapsto \mathcal{V}_0]) \). We can then invoke Lemma 8 and get \((\mathcal{M}_0, \mathcal{N}_0, [0 \mapsto \mathcal{V}_0]) \rightarrow^* (\mathcal{M}_j, \mathcal{N}_j, \mathcal{V}_j) \text{ and } \neg ((\mathcal{M}_j, \mathcal{N}_j, \mathcal{V}_j) \rightarrow^* (\mathcal{M}_j, \mathcal{N}_j, \mathcal{V}_j)) \). From this we can reconstruct the stuck trace in ORC11. □
3 LIFETIME LOGIC FOR VIEWS

This section gives a full account of the lifetime logic in iRC11. Fortunately, almost all proof rules are sound even after adapting the original lifetime logic from SC to RMM. The only change in the proof rules is in \texttt{LftL-at-acc}, the access rule for atomic borrows, which gives access to the borrowed resource only under the view-join modality. This is to account for the lack of implicit synchronization under RMM.

Other borrows have received modifications to their model by means of synchronized ghost state (in addition to synchronized ghost state used for lifetime tokens) to account for synchronization that always exists but needs to be witnessed explicitly under RMM. Despite these changes, the borrows enjoy the same proof rules as in SC.

To motivate the necessity of synchronized ghost state in the encoding of lifetime tokens, Section 4 presents a counterexample to models of the lifetime logic that use unsynchronized ghost state.

3.1 Proof Rules

Splitting ownership in time. The lifetime logic adds a built-in notion of lifetimes, and the notion of "owning $P$ borrowed for lifetime $\kappa$", written $\&_{\text{full}}^\kappa P$.

The rule \texttt{LftL-begin} is used to create a new lifetime. At this point, we obtain the token $[\kappa]_1$ which asserts that we own the lifetime $\kappa$: We know that the lifetime is still running, and we can end it any time by applying the view shift we got. Now, it turns out that we may want multiple parties to be able to witness that $\kappa$ is ongoing, so we need to be able to split this assertion: $[\kappa]_q$ denotes ownership of the fraction $q$ of $\kappa$. Lifetimes can be intersected using the $\sqcap$ operator.

We also obtain an update to end the new lifetime again. This makes use of the “update that takes a step”, defined as follows:

$$ P \oplus E_1 \iff E_2 : P \rightarrow E_1 \triangleright E_2 \triangleright E_1 \triangleright Q $$

The core operation of the lifetime logic is borrowing an assertion $P$ at a given lifetime. Using \texttt{LftL-borrow}, $P$ is split into ownership of $P$ during the lifetime $\kappa$ (the full borrow), and ownership when $\kappa$ died (a view shift that lets us “inherit” $P$ from $\kappa$). In some sense, we are splitting ownership along the time axis: The justification for the separating conjunction is the fact that a lifetime is never both ongoing and has already ended at the same time. Thus, the two parts that we split $P$ into can be treated as disjoint resources: They govern the same part of the (logical and physical) state, but they do so at different points in time.

When a lifetime ends, full borrows at that lifetime are not worth anything any more, a fact that is witnessed by \texttt{LftL-bor-fake}.

Borrowed assertions can still be split and merged, as shown by \texttt{LftL-bor-sep}. To get access to a borrowed assertion, we use \texttt{LftL-bor-acc-strong}. The rule is quite a mouthful, so it is worth looking at the following simpler (derived) version:

$$ \langle \&_{\text{full}}^\kappa P \ast [\kappa]_q \iff \triangleright P \rangle_{\text{full}} $$

This lets us open full borrows ($\&_{\text{full}}^\kappa P$) if we can prove that the lifetime is still ongoing, which we do by presenting any fraction of the lifetime token. We obtain $\triangleright P$, but lose access to that token for as long as the full borrow is open, which ensures that we do not end the lifetime while the full borrow is open. Once we re-established $\triangleright P$, we can close the full borrow again get our token back.

The full rule \texttt{LftL-bor-acc-strong} actually lets us close not just with $\triangleright P$, but with any $\triangleright Q$ if we can show that $Q$ entails $P$ through a view shift. Furthermore, that view shift is only actually tun when the lifetime ends, which is witnessed by providing the appropriate token ($[†\kappa]$).
Fig. 12. Lifetime logic assertions and proof rules

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
<th>Timeless</th>
<th>Persistent</th>
</tr>
</thead>
<tbody>
<tr>
<td>$[\kappa]_q$</td>
<td>Fraction $q$ of lifetime token for $\kappa$: Witnessing that the lifetime is still ongoing</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>$\uparrow \kappa$</td>
<td>Witness confirming that the lifetime $\kappa$ is dead (i.e., it has ended)</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>$&amp;_{\text{full}}^\kappa P$</td>
<td>Ownership of the full borrow of $P$ for $\kappa$</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>$&amp;_i^\kappa P$</td>
<td>There is an indexed borrow named $i$ of $P$ for $\kappa$</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>$[\text{Bor}: i]$</td>
<td>Ownership of the indexed borrow $i$</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>$&amp;_{\text{at}/0}^\kappa P$</td>
<td>Internal atomic persistent borrow of $P$ for $\kappa$</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**Lifetimes.** Lifetimes $\kappa$ form a cancellable PCM with intersection as the operation ($\cap$) and unit $\varepsilon$.

$$\kappa \sqsubseteq \kappa' := \Box \forall q. ([\kappa]_q \iff q \cdot [\kappa']_q)_{\text{Nin}}$$

**Lifetime creation and end.**

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
<th>Timeless</th>
<th>Persistent</th>
</tr>
</thead>
<tbody>
<tr>
<td>LftL-begin</td>
<td>$\text{True} \Ra_{\text{Nin}} \exists \kappa. ([\kappa]_1 * \Box ([\kappa]<em>1 \Ra</em>{\text{Nin}} [\uparrow \kappa]))$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-tok-fract</td>
<td>$[\kappa]_{q + q'} \Ra [\kappa]<em>q * [\kappa]</em>{q'}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-tok-fract-obj</td>
<td>$[\kappa]_{q + q'} \Ra [\kappa]<em>q * (\langle \text{obj} \rangle [\kappa]</em>{q'})$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-tok-comp</td>
<td>$[\kappa]_{q + q'} \Ra [\kappa]<em>q * [\kappa]</em>{q'}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-tok-unit</td>
<td>$\text{True} \Ra [\varepsilon]_q$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-not-own-end</td>
<td>$[\kappa]_{q} * [\uparrow \kappa] \Ra \text{False}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-end-comp</td>
<td>$[\uparrow \kappa \sqcap \kappa'] \Ra [\uparrow \kappa] \lor [\kappa']$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-end-unit</td>
<td>$[\uparrow \varepsilon] \Ra \text{False}$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Creating full borrows and using them.**

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
<th>Timeless</th>
<th>Persistent</th>
</tr>
</thead>
<tbody>
<tr>
<td>LftL-borrow</td>
<td>$\triangledown P \Ra_{\text{Nin}} &amp;<em>{\text{full}} P * ([\uparrow \kappa] \Ra</em>{\text{Nin}} &amp;<em>{\text{full}} P) \Ra</em>{\text{Nin}} (P \cap Q) \Ra_{\text{Nin}} &amp;<em>{\text{full}} P * &amp;</em>{\text{full}} Q$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-bor-sep</td>
<td>$&amp;<em>{\text{full}}^\kappa (P * Q) \Ra</em>{\text{Nin}} &amp;<em>{\text{full}}^\kappa P * &amp;</em>{\text{full}}^\kappa Q$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-bor-fake</td>
<td>$\langle \text{subj} \rangle [\uparrow \kappa] \Ra_{\text{Nin}} &amp;_{\text{full}} P$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-bor-acc-strong</td>
<td>$&amp;<em>{\text{full}} P * [\kappa]<em>q \Ra</em>{\text{Nin}} \exists \kappa'. \kappa \sqsubseteq \kappa' \Ra P \Ra \forall Q. \Ra (\triangledown Q * \langle \text{subj} \rangle [\uparrow \kappa'] \Ra</em>{\text{Nin}} &amp;_{\text{full}} Q * \langle \text{subj} \rangle [\uparrow \kappa')$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LftL-bor-acc-atomic-strong</td>
<td>$&amp;<em>{\text{full}} P \Ra</em>{\text{Nin}} \exists \kappa'. \kappa \sqsubseteq \kappa' \Ra P \Ra \forall Q. \Ra (\triangledown Q * \langle \text{subj} \rangle [\uparrow \kappa'] \Ra_{\text{Nin}} &amp;<em>{\text{full}} Q * \langle \text{subj} \rangle [\uparrow \kappa') \Ra \forall (P' \cap Q) \Ra</em>{\text{Nin}} &amp;_{\text{full}} Q * \langle \text{subj} \rangle [\uparrow \kappa')$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Finally, the rule LftL-bor-acc-atomic-strong provides a way to access a full borrow without having a proof that the lifetime is still ongoing.

A closer look at lifetimes. Before we go on talking about the lifetime logic rules, we have to become more concrete about what a lifetime $\kappa$ is. Lifetimes $\kappa$ form a partial commutative monoid with unit $\varepsilon$. We will also refer to the composition operation ($\cap$) as intersection of lifetimes. Moreover, the PCM has to be cancellable, which means that the composition function is injective.
Fig. 13. Lifetime logic assertions and proof rules, continued

Indexed borrows.

\[
\begin{align*}
\text{LFTL-\text{BOR-IDX}} & \quad \&^\kappa \text{full} P \iff \exists i. \&^\kappa_i P \ast [\text{Bor} : i] \\
\text{LFTL-IDX-\text{SHORTEN}} & \quad \kappa' \subseteq \kappa \\
& \quad \&^\kappa_i P \Rightarrow \&^\kappa'_i P \\
\text{LFTL-IDX-ACC} & \quad \&^\kappa_i (V_{\text{tok}}) \ast [\text{Bor} : i](V_{\text{bor}}) \ast [\kappa]_q (V_{\text{tok}}) \Rightarrow \mathcal{N}_{\text{lift}} \forall V. V \subseteq V_{\text{tok}} \sqcup V_{\text{bor}} \Rightarrow P(V) \ast \\
& \quad \left( \forall V'_{\text{tok}}. V_{\text{tok}} \sqsubseteq V_{\text{tok}} \ast \Rightarrow P(V') \Rightarrow \mathcal{N}_{\text{lift}} [\text{Bor} : i](V'_{\text{tok}} \sqcup V) \ast [\kappa]_q (V'_{\text{tok}}) \right) \\
\text{LFTL-IDX-BOR-UNNEST} & \quad \&^\kappa_i P \ast \&^\kappa_{\text{full}}([\text{Bor} : i]) \Rightarrow \mathcal{N}_{\text{lift}} \&^\kappa \ast P \\
\text{LFTL-IDX-BOR-IFF} & \quad \triangleright \Box (P \iff Q) \\
& \quad \&^\kappa_i P \Rightarrow \&^\kappa_i Q \\
\end{align*}
\]

Internal persistent atomic borrows.

\[
\begin{align*}
\text{LFTL-\text{IN-AT}} & \quad \&^\kappa \text{full} P \Rightarrow \mathcal{N}_{\text{lift}} \&^\kappa_0 \text{at} P \\
\text{LFTL-\text{IN-AT-ACC}} & \quad \&^\kappa_0 \text{at} P + \langle [\kappa]_q \iff V_{\text{bor}}. [P]_{[\text{Bor} \sqcup V_{\text{bor}}]} \rangle_0 \mathcal{N}_{\text{lift}} \\
\text{LFTL-\text{IN-AT-IFF}} & \quad \triangleright \Box (P \iff Q) \\
& \quad \&^\kappa_0 \text{at} P \Rightarrow \&^\kappa_0 \text{at} Q \\
\text{LFTL-\text{IN-AT-\text{SHORTEN}}} & \quad \kappa' \subseteq \kappa \\
& \quad \&^\kappa_0 \text{at} P \Rightarrow \&^\kappa'_{\text{at}} P \\
\end{align*}
\]

Furthermore, we define the following inclusion relation on lifetimes:

\[
\kappa \subseteq \kappa' := \Box \left( \forall q. \langle [\kappa]_q \iff q'. [\kappa']_q \rangle_{\mathcal{N}_{\text{lift}}} \right)
\]

This says that \( \kappa \) is dynamically shorter than \( \kappa' \) if, given any fraction the token for \( \kappa \), we can produce some fraction of the token for \( \kappa' \). It is easy to show that this inclusion interacts as expected with lifetime intersection (\text{LFTL-\text{INCL-\text{ISECT}}}).

Indexed borrows. While the proof rules given so far bring us pretty far, it turns out that for some of the advanced reasoning we need to do for Rust, they do not suffice. As we start to build more complicated protocols involving full borrows, the fact that \( \&^\kappa_{\text{full}} \) \( P \) is neither timeless nor persistent really becomes a problem.

For this reason, the logic provides a way to decompose a full borrow into timeless and persistent pieces (the borrow token and the indexed borrow, respectively), which are tied together by an index \( i \) (\text{LFTL-\text{BOR-IDX}}). Indexed borrows can be opened using \text{LFTL-\text{IDX-ACC}}, but they cannot be strengthened, reborrowed or split. Furthermore, indexed borrows can be shortened (\text{LFTL-\text{IDX-\text{SHORTEN}}} following the dynamic lifetime inclusion \( \kappa' \subseteq \kappa \).

Indexed borrows are used to state the rule \text{LFTL-\text{IDX-BOR-UNNEST}}, which will be used later to prove two important derived rules: unnesting and reborrowing.

Internal atomic persistent borrows. They are a primitive form of atomic persistent borrow (see the paragraph below about atomic persistent borrows). They have the same opening and closing rules as atomic persistent borrows, but use \( \mathcal{N}_{\text{lift}} \) as namespace, which could not be used with atomic persistent borrows.
Internally, they are implemented in a very similar fashion as atomic persistent borrows. The reason we need them is that they are used for implementing fractured borrows, which are in turn used for creating dynamic lifetime inclusion, and this cannot afford using a different mask as $N_{lft}$.

### 3.2 Derived Forms of Borrowing

Fig. 14 shows some rules that can be derived from the basic rules discussed in the previous subsection.

Furthermore, we introduce in Fig. 15 some derived forms of borrowing – that is, assertions that share are somewhat like $\&_{\text{full}}^\kappa P$, but not exactly.

**Reborrowing.** Two The rule LFTL-REBORROW lets us reborrow a $\&_{\text{full}}^\kappa P$, which means that we can pick some statically shorter lifetime $\kappa' \subseteq \kappa$ and obtain $P$ borrowed at $\kappa'$. When $\kappa'$ ends, we can get our original full borrow back.

The rule LFTL-BOR-UNNEST is related. It deals with the case that we have a full borrow of a full borrow ($\&_{\text{full}}^{\kappa'} \&_{\text{full}}^\kappa P$). If we have already opened that full borrow and stripped a way the $\triangleright$ added by opening, then we can use LFTL-BOR-UNNEST to “unnest” the full borrow in the sense that we end up with a full borrow at the intersected lifetime ($\&_{\text{full}}^\kappa P$).

Both of these rules are derived from LFTL-IDX-BOR-UNNEST.

**Persistent borrows.** Persistent borrows are a persistent version of borrows. This means that many parties are allowed to get access to its content. In order to avoid reentrant accesses, we can use two different mechanisms, giving rise to two flavors of persistent borrows.

Similarly to invariants in Iris, the first possible mechanism is to force only atomic accesses. We then get atomic persistent borrows, which are essentially like invariant in Iris with the additional quirk that the invariant is only maintained for the duration of the lifetime of the borrow. They can be defined as follows:

$$\&_{\text{at}}^{\kappa / P} := \exists i. \&_i^\kappa P \land N \neq N_{lft} \land \left[ [\text{Bor} : i] \right]^N$$

The other possible mechanism is to restrict the persistent borrow to be used in a threaded manner, by using the mechanism of non-atomic invariants described in the Iris documentation (and can be adapted to the iRC11 logic with the same rules). The persistent borrows of this other flavor are called non-atomic persistent borrows. They can be defined by:

$$\&_{\text{na}}^{\kappa / P} := \exists i. \&_i^\kappa P \land \text{Nalv}^{\text{P} - \text{N}}([\text{Bor} : i])$$

**Fractured borrows.** A fractured borrow is a borrow of a permission $\Phi(q)$ that can be fractured, i.e., decomposed according to a fraction:

$$\Phi(q_1 + q_2) \iff \Phi(q_1) * \Phi(q_2)$$
<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
<th>Timeless</th>
<th>Persistent</th>
</tr>
</thead>
<tbody>
<tr>
<td>(&amp;_{\text{at}}^{N} P)</td>
<td>There is a <em>atomic persistent borrow</em> of (P) for (\kappa) in namespace (N)</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>(&amp;_{\text{fract}}^{\lambda q} P)</td>
<td>There is a <em>fractured borrow</em> of (\lambda q \cdot P) for (\kappa)</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>(&amp;_{\text{na}}^{\kappa/p \cdot N} P)</td>
<td>There is a <em>non-atomic persistent borrow</em> of (P) for (\kappa) in non-atomic invariant pool (p), namespace (N)</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**Atomic persistent borrows.**

\[
N \not\equiv N_{\text{refl}} \vdash \&_{\text{full}}^{\kappa} P \Rightarrow N_{\text{refl}} \&_{\text{at}}^{\kappa/N} P
\]

\[
\text{LftL-AT-ACC}
\]

\[
\&_{\text{at}}^{\kappa/N} P \vdash \langle [\kappa] \rangle_{q} \equiv V_b. \triangleright [P]_{\cup V_b} / N_{\text{refl}}, N
\]

\[
\text{LftL-AT-Shorten}
\]

\[
\kappa' \subseteq \kappa
\]

\[
\&_{\text{at}}^{\kappa/N} P \Rightarrow \&_{\text{at}}^{\kappa'/N} P
\]

**Non-atomic persistent borrows.**

\[
\&_{\text{full}}^{\kappa} P \Rightarrow N \&_{\text{na}}^{\kappa/p \cdot N} P
\]

\[
\text{LftL-NA-ACC}
\]

\[
\&_{\text{na}}^{\kappa/p \cdot N} P \vdash \langle [\kappa] \rangle_{q} * [N_{\text{refl}} : p, N] \equiv \triangleright P \rangle_{N_{\text{refl}}, N}
\]

\[
\text{LftL-NA-Shorten}
\]

\[
\kappa' \subseteq \kappa
\]

\[
\&_{\text{na}}^{\kappa/p \cdot N} P \Rightarrow \&_{\text{na}}^{\kappa'/p \cdot N} P
\]

**Fractured borrows.**

\[
\forall q_1, q_2. \Phi(q_1 + q_2) \Rightarrow \Phi(q_1) \ast \Phi(q_2)
\]

\[
\&_{\text{full}}^{\kappa} \Phi(1) \Rightarrow N_{\text{refl}} \&_{\text{fract}}^{\kappa} \Phi
\]

\[
\text{LftL-FRACT-ACC}
\]

\[
\&_{\text{fract}}^{\kappa} \Phi \vdash \langle [\kappa] \rangle_{q} \equiv q' \ast \Phi(q') \rangle_{N_{\text{refl}}}
\]

\[
\text{LftL-FRACT-Shorten}
\]

\[
\kappa' \subseteq \kappa
\]

\[
\&_{\text{fract}}^{\kappa} \Phi \Rightarrow \&_{\text{fract}}^{\kappa'} \Phi
\]

\[
\text{LftL-FRACT-IFF}
\]

\[
\triangleright (\forall q. \Phi(q) \equiv \Psi(q))
\]

\[
\&_{\text{fract}}^{\kappa} \Phi \Rightarrow \&_{\text{fract}}^{\kappa} \Phi
\]

Intuitively, it should be possible to share such a borrow, and still obtain some fraction of \(\Phi\) via a non-atomic accessor, i.e., \(\Phi(q)\) can actually be kept around for non-atomic expressions. This is because even if other threads are concurrently accessing the borrow, they will always leave *some* fraction of \(\Phi\) in the borrow.

Fractured borrows are particularly interesting for giving rise to dynamic lifetime inclusion (**LftL-FRACT-LINCL**).
4 COUNTEREXAMPLE: LIFETIME LOGIC WITH UNSYCHRONIZED GHOST STATE

If in RMM we model lifetime tokens as view-agnostic ghost state, then by using the Ghost-Mod rule we can provide a spurious verification of the buggy MP example given in Fig. 16.

We create a lifetime $\kappa$ and a borrow for $X$, and instantiate SendRecv for $Y$ before giving them to the two threads. In thread 1 (Fig. 16b), we access the borrow and write to $X$. Then, to send $[\kappa]_{1/2}$ (via a $\text{rlx}$ write to $Y$), we use Ghost-Mod to obtain $\Delta[\kappa]_{1/2}$. Note that this proof step is only possible because we assume view-agnostic lifetime tokens.

In thread 2 (Fig. 16c), after receiving $\nabla[\kappa]_{1/2}$, we apply Ghost-Mod again to strip off the acquire modality, thus obtaining the missing half of the token. Combining both halves, we kill $\kappa$ and apply the inheritance to obtain $X \xrightarrow{7} -$. This, in turn, licenses the following non-atomic write to $X$, which is not happens-after thread 1’s write to $X$ and thus constitutes a data race.

As we can see from this scenario, our hypothetical lifetime logic for relaxed memory violates a key safety guarantee: that a lifetime $\kappa$’s inheritance must happen-after all accesses to all borrows of $\kappa$. The root of the problem is that we are able to move view-agnostic lifetime tokens in and out of the fence modalities.

\[
\begin{align*}
X & := 0; Y := 0; \\
X & := 42; \quad \text{if } \ast \text{rlx} Y \neq 0 \Rightarrow \text{then } X := 57;
\end{align*}
\]

(a) Buggy Message-Passing.

\[
\begin{align*}
\{[\kappa]_{1/2} \& ^{\kappa}\text{full}(X \xrightarrow{7} -) \ast \text{Send}_Y([\kappa]_{1/2})\} \\
X & := 42; \{[\kappa]_{1/2} \ast \text{Send}_Y([\kappa]_{1/2})\} \\
\Delta[\kappa]_{1/2} \ast \text{Send}_Y([\kappa]_{1/2}) & \text{ Unsound!} \\
Y & := \text{rlx } 1; \{\text{True}\}
\end{align*}
\]

(b) Buggy proof of thread 1.

\[
\begin{align*}
\{[\kappa]_{1/2} \ast \text{Kill}(\kappa) \ast \text{Inh}(\kappa, X \xrightarrow{7} -) \ast \text{Recv}_Y([\kappa]_{1/2})\} \\
\text{if } (\ast \text{rlx} Y \neq 0) \\
\{[\kappa]_{1/2} \ast \ldots \ast \nabla[\kappa]_{1/2}\} \\
\{[\kappa]_{1/2} \ast \text{Kill}(\kappa) \ast \ldots \ast [\kappa]_{1/2}\} & \text{ Unsound!} \\
\{[\text{†} \kappa] \ast \text{Inh}(\kappa, X \xrightarrow{7} -)\} \ast \{X \xrightarrow{7} -\} & \{X \xrightarrow{7} 57\}; \{X \xrightarrow{7} 57\}
\end{align*}
\]

(c) Buggy proof of thread 2.

Fig. 16. Buggy MP spuriously verified with view-agnostic lifetime tokens.
5 IRC11

iRC11 is an extension of iGPS ([Kaiser et al. 2017]) that adopts the fence modalities from FSL ([Doko and Vafeiadis 2016, 2017]). Fig. 17 lists the rules for traditional points-to assertions (non-atomics). Fig. 18 lists the rules for fork and fences.

iRC11 combines GPS single-location protocols and iGPS single-write protocols with atomic borrows (Fig. 19, Fig. 20, Fig. 22, Fig. 23, Fig. 24, Fig. 25). These protocols are used to verify Mutex, RwLock. Note that atomic borrows are slightly different from raw cancellable invariants, as its cancellation depends on lifetimes.
iRC11 provides cancellable single-location protocols based on raw cancellable invariants. Some of them are given in Fig. 26 and Fig. 27. These protocols are used to verify Arc<T>, thread::spawn, and rayon::join.

\[
\text{NA-frac-agree} \quad \ell \overset{q}{\rightarrow} v \Rightarrow \ell \overset{q}{\rightarrow} v' \iff \ell \overset{q+q'}{\rightarrow} v \Rightarrow v = v' \]
\[
\text{NA-freeable-combine} \quad \ell \overset{q}{\rightarrow} v \Rightarrow \ell \overset{q+q'}{\rightarrow} v \Rightarrow \ell \overset{m}{\rightarrow} v \Rightarrow \ell \overset{m+q'}{\rightarrow} v
\]
\[
\text{NA-alloc} \quad \{ \text{True} \} \text{ alloc } \{ n \} \ell \overset{q}{\rightarrow} \ell \overset{q}{\rightarrow} v = n \overset{q}{\rightarrow} \ell
\]
\[
\text{NA-read} \quad \{ \ell \overset{q}{\rightarrow} v \} \ell \overset{q}{\rightarrow} v' \Rightarrow v = \ell \overset{q}{\rightarrow} v
\]
\[
\text{NA-write} \quad \ell \overset{q}{\rightarrow} v \Rightarrow \ell \overset{q}{\rightarrow} w
\]
\[
\text{NA-memcpy} \quad |\ell_1| = |\ell_2| = n
\]
\[
\{ \ell_1 \overset{q}{\rightarrow} \ell_2 \} \ell_1 \overset{q}{\rightarrow} \ell_2 \overset{q}{\rightarrow} \ell_2
\]

Fig. 17. Non-atomics rules.

\[
\text{fork} \quad \forall \rho. \{ P \} e \in \rho \{ \text{True} \}
\]
\[
\{ P \} \text{ fork } \{ e \} \{ \text{True} \}
\]
\[
\text{rel-fence} \quad \{ P \} \text{ fence }_{\text{rel}} \in \pi \{ \Delta_\pi P \}
\]
\[
\text{acq-fence} \quad \{ \nabla_\pi P \} \text{ fence }_{\text{acq}} \in \pi \{ P \}
\]

Fig. 18. Fork and fences rules.
Fig. 19. Atomic-borrow-based normal iRC11 prototocols.
\[ \Delta_\pi^{2u} P := \begin{cases} \text{if } o_w = \text{rel} \text{ then } P \text{ else } \Delta_\pi P \\ \text{if } o_r = \text{acq} \text{ then } P \text{ else } \nabla_\pi P \end{cases} \]

AtBor-N-cas

\[ o_f, o_r \in \{\text{rlx, acq}\} \quad o_w \in \{\text{rlx, rel}\} \]

\[ \forall t' \ni t, s' \ni s, v'. \mathcal{I}_w(l, t', s', v') \lor \mathcal{I}_r(l, t', s', v') \Rightarrow (v_f = v') \]

\[ \forall t' \ni t, s' \ni s, v': (\neg v' \neq v_r) \Rightarrow \mathcal{I}_r(l, t', s', v') \Rightarrow R(t', s', v') \]

\[ \forall t' \ni t, s' \ni s, v': (\neg v' \neq v_r) \Rightarrow \mathcal{I}_w(l, t', s', v') \Rightarrow R(t', s', v') \]

\[ \Delta_\pi^{2u} \left( \forall t' \ni t, s' \ni s, P \Rightarrow Q_2(t', s') \Rightarrow \exists s'' \ni s'. \forall t'' > t . \Rightarrow R(l, t'', s'', v_w, I) \right) \]

\[ \Rightarrow (o_b)(Q_1(t', s') \Rightarrow \mathcal{I}_m(l, t', s', v_r)) \Rightarrow \nabla_\pi^{2w} (Q(t'', s'') * \mathcal{I}_w(l, t'', s'', v_w)) \]

Fig. 20. CAS rule for atomic-borrow-based normal iRC11 protocols.

\[ \text{SW-LOCAL-EXCLUSIVE} \]

\[ \mathcal{W}(l, t, s, v, I) \ast \mathcal{W}(l, t, s, v, I) \Rightarrow \text{False} \]

\[ \text{SW-LOCAL-WRITER-READER} \]

\[ \mathcal{W}(l, t, s, v, I) \Rightarrow \mathcal{R}(l, t, s, v, I) \]

\[ \text{SW-CREADERS-LOCAL-JOIN} \]

\[ \mathcal{R}_\text{sh}^{q}(l, t, s, v, I) \ast \mathcal{R}_\text{sh}^{q}(l, t', s', v', I) \Rightarrow \mathcal{R}_\text{sh}^{q+q}(l, t, s, v, I) \]

\[ \text{SW-CREADERS-LOCAL-SPLIT} \]

\[ \mathcal{R}_\text{sh}^{q+q}(l, t, s, v, I) \Rightarrow \mathcal{R}_\text{sh}^{q}(l, t, s, v, I) \ast \mathcal{R}_\text{sh}^{q}(l, t, s, v, I) \]

\[ \text{SW-CWRITE-LOCAL-EXCLUSIVE} \]

\[ \mathcal{W}_\text{sh}(l, t, s, v, I) \ast \mathcal{W}_\text{sh}(l, t', s', v', I) \Rightarrow \text{False} \]

\[ \text{SW-SHARE-LOCAL-WRITER} \]

\[ \mathcal{W}(l, t, s, v, I) \Rightarrow \mathcal{W}_\text{sh}(l, t, s, v, I) \ast \mathcal{R}_\text{sh}^{1}(l, t, s, v, I) \]

\[ \text{SW-CWRITE-LOCAL-EXCLUSIVE} \]

\[ \mathcal{W}(l, t, s, v, I) \ast \mathcal{W}_\text{sh}(l, t', s', v', I) \Rightarrow \text{False} \]

\[ \text{SW-CWRITE-LOCAL-EXCLUSIVE} \]

\[ \mathcal{W}(l, t, s, v, I) \ast \mathcal{W}_\text{sh}(l, t', s', v', I) \Rightarrow \text{False} \]

Fig. 21. Local assertions of single-writer iRC11 protocols.
\textbf{AtBor-sw-reader-persistent}\ 
\(\&^\kappa \ell : (t, s, v) \mid I \mid_R \Rightarrow \Box \&^\kappa \ell : (t, s, v) \mid I \mid_R\)

\textbf{AtBor-sw-reader-local}\ 
\(\&^\kappa \ell : (t, s, v) \mid I \mid_R \Rightarrow \mathcal{R}(\ell, t, s, v, I)\)

\textbf{AtBor-sw-reader-local-join}\ 
\(\mathcal{R}(\ell, t, s, v, I) * \&^\kappa \ell : (t', s', v') \mid I \mid_R \Rightarrow \&^\kappa \ell : (t, s, v) \mid I \mid_R\)

\textbf{AtBor-sw-writer-local}\ 
\(\&^\kappa \ell : (t, s, v) \mid I \mid_W \Rightarrow \mathcal{W}(\ell, t, s, v, I)\)

\textbf{AtBor-sw-writer-local-join}\ 
\(\mathcal{W}(\ell, t, s, v, I) * \&^\kappa \ell : (t', s', v') \mid I \mid_W \Rightarrow \&^\kappa \ell : (t, s, v) \mid I \mid_W\)

\textbf{AtBor-sw-creader-local}\ 
\(\&^\kappa \ell : (t, s, v) \mid I \mid_{q \mathrm{CR}} \Rightarrow \mathcal{R}_{q \mathrm{shr}}(\ell, t, s, v, I)\)

\textbf{AtBor-sw-creader-local-join}\ 
\(\mathcal{R}_{q \mathrm{shr}}(\ell, t, s, v, I) * \&^\kappa \ell : (t', s', v') \mid I \mid_{q \mathrm{CR}} \Rightarrow \&^\kappa \ell : (t, s, v) \mid I \mid_{q \mathrm{CR}}\)

\textbf{AtBor-sw-cwriter-local}\ 
\(\&^\kappa \ell : (t, s, v) \mid I \mid_{CW} \Rightarrow \mathcal{W}_{\mathrm{shr}}(\ell, t, s, v, I)\)

\textbf{AtBor-sw-cwriter-local-join}\ 
\(\mathcal{W}_{\mathrm{shr}}(\ell, t, s, v, I) * \&^\kappa \ell : (t', s', v') \mid I \mid_{CW} \Rightarrow \&^\kappa \ell : (t, s, v) \mid I \mid_{CW}\)

\textbf{AtBor-sw-unshare-local-cwriter}\ 
\([\kappa]_q * \mathcal{W}_{\mathrm{shr}}(\ell, t, s, v, I) * \&^\kappa \ell : (t', s', v') \mid I \mid_{CR} \Rightarrow [\kappa]_q * \&^\kappa \ell : (t, s, v) \mid I \mid_{CW}\)

\textbf{Fig. 22}. Atomic-borrow-based single-writer iRC11 protocols (1).
AtBor-sw-init

\[ [\kappa]_q \ast \&^\text{full} (\exists v. \ell \leftrightarrow v \ast P(v)) \leftarrow (\forall v. \Rightarrow P(v) \Rightarrow W(\ell, t, s, v, I) \Rightarrow I_w(\ell, t, s, v) \ast Q(t, v)) \rightarrow \]

\[ (\square \forall t, s, v. \Rightarrow I_w(\ell, t, s, v) \Rightarrow \Rightarrow P(v)) \Rightarrow \]

\[ [\kappa]_q \ast \exists t, v. \&^\kappa \ell : (t, s, v) I_R \ast Q(t, v) \]

AtBor-sw-read

\[ o \in \{rlx, acq\} \]

\[ \forall t' \supseteq t, s' \supseteq s, v'. I_r(\ell, t', s', v') \Rightarrow I_r(\ell, t', s', v') \ast P(t', s', v') \]

\[ \forall t' \supseteq t, s' \supseteq s, v'. I_w(\ell, t', s', v') \Rightarrow I_w(\ell, t', s', v') \ast P(t', s', v') \]

\[ \forall t' \supseteq t, s' \supseteq s, v'. I_m(\ell, t', s', v') \Rightarrow I_m(\ell, t', s', v') \ast P(t', s', v') \]

\[ \left\{ \left[ \kappa \right]_q \ast \&^\kappa \ell : (t, s, v) I_R \right\} \]

\[ \ast^o \ell \text{ in } \pi \]

\[ \left\{ \left[ \kappa \right]_q \ast \&^\kappa \ell : (t, s, v) I_R \ast \nabla^o P(t', s', v') \right\} \]

AtBor-sw-exclusive-read

\[ o \in \{rlx, acq\} \]

\[ I_w(\ell, t, s, v) \Rightarrow I_w(\ell, t, s, v) \ast P \]

\[ \left\{ \left[ \kappa \right]_q \ast \&^\kappa \ell : (t, s, v) I_W \ast \nabla^o P \right\} \]

AtBor-sw-creader-read

\[ o \in \{rlx, acq\} \]

\[ \forall t' \supseteq t, s' \supseteq s, v'. I_r(\ell, t', s', v') \Rightarrow I_r(\ell, t', s', v') \ast P(t', s', v') \]

\[ \forall t' \supseteq t, s' \supseteq s, v'. I_m(\ell, t', s', v') \Rightarrow I_m(\ell, t', s', v') \ast P(t', s', v') \]

\[ \left\{ \left[ \kappa \right]_q \ast \&^\kappa \ell : (t, s, v) I_C \right\} \]

\[ \ast^o \ell \text{ in } \pi \]

\[ \left\{ \left[ \kappa \right]_q \ast \&^\kappa \ell : (t, s, v) I_C \ast \nabla^o P(t', s', v') \right\} \]

Fig. 23. Atomic-borrow-based single-writer iRC11 protocols (2).
\[ o \in \{ \text{rlx}, \text{rel} \} \quad s \subseteq s' \quad \Rightarrow \langle \text{obj} \rangle (I_w(\ell, t, s, v) \Rightarrow I_m(\ell, t, s, v) \ast Q) \]
\[
\left\{ \left[ \kappa \right]_q \ast \kappa \left\lfloor \ell : (t, s, v) \right\rfloor \ast I_w \ast \Delta_{\ast} \ast \left( \forall t' > t. \mathcal{R}(\ell, t', s', v', I) \Rightarrow I_w(\ell, t', s', v') \right) \right\}
\]
\[ \ell := o \ast v' \text{ in } \pi \]
\[
\left\{ \left[ \kappa \right]_q \ast \kappa \left\lfloor \ell : (t', s', v') \right\rfloor \ast I_w \ast Q \right\}
\]

\[ s \subseteq s' \quad \Rightarrow \langle \text{obj} \rangle (I_w(\ell, t, s, v) \Rightarrow Q_1 \ast Q_2) \]
\[
\left\{ \left[ \kappa \right]_q \ast \kappa \left\lfloor \ell : (t, s, v) \right\rfloor \ast I_w \ast Q_1 \ast \Delta_{\ast} \ast \left( \forall t' > t. \mathcal{W}(\ell, t', s', v', I) \Rightarrow Q_2 \Rightarrow (\langle \text{obj} \rangle (Q_1 \Rightarrow I_m(\ell, t, s, v)) \ast I_w(\ell, t', s', v') \ast Q(t')) \right) \right\}
\]
\[ \ell := \text{rel} \ast v' \]
\[
\left\{ \left[ \kappa \right]_q \ast \exists t' > t. \ast \kappa \left\lfloor \ell : (t', s', v') \right\rfloor \ast I_m \ast Q(t') \right\}
\]

Fig. 24. Atomic-borrow-based single-writer iRC11 protocols (3).
\[
\begin{align*}
\text{AtBor-sw-creader-cas} & \\
o_f, o_r \in \{\text{rlx, acq}\} & \quad o_w \in \{\text{rlx, rel}\} \\
\forall t' \supseteq t, s' \supseteq s, v'. I_w(l, t', s', v') \lor I_f(l, t', s', v') \Rightarrow (v_r = \bar{v} v') \\
\forall t' \supseteq t, s' \supseteq s, v'. (v' \neq v_r) \Rightarrow I_f(l, t', s', v') \Rightarrow I_f(l, t', s', v') \ast R(t', s', v') \\
\forall t' \supseteq t, s' \supseteq s, v'. (v' \neq v_r) \Rightarrow I_w(l, t', s', v') \Rightarrow I_w(l, t', s', v') \ast R(t', s', v') \\
\forall t' \supseteq t, s' \supseteq s. I_w(l, t', s', v_r) \Rightarrow Q_1(t, s') \ast Q_2(t, s') \\
\forall t' \supseteq t, s' \supseteq s. P \Rightarrow Q_2(t, s') \\
\end{align*}
\]

\[
\Delta^\omega_{\pi'} \left( \forall t' \supseteq t, s' \supseteq s. P \Rightarrow Q_2(t, s') \Rightarrow W_{\text{sh}}(t, t', s', v_r) \ast \exists s'' \supseteq s'. \right) \\
\Rightarrow (\langle \text{obj} \rangle (Q_1(t', s') \Rightarrow I_m(l, t', s', v_r))) \ast (Q(t'', s'') \ast I_w(l, t'', s'', v_w))
\]

\[
\left[ k \right] q_0 \ast \& ^k I : (t, s, v) I_R ^{\mathcal{D}^\omega_{\pi} P} \\
\text{CAS}(l, v_r, v_w, o_f, o_r, o_w) \text{ in } \pi \\
\begin{align*}
b = 1 \ast \exists t' \supseteq t. \left( \text{bdrop } ? & \& ^k I : (t', s', v_w) I_R ^{\mathcal{D}^\omega_{\pi} P} \right) \\
& \cup b. \left[ k \right] q_0 \ast \exists s'. \supseteq s. \cup b. 0 \ast \& ^k I : (t', s', v_w) I_R ^{\mathcal{D}^\omega_{\pi} P} \ast \end{align*}
\]

\[
\begin{align*}
\forall t' \supseteq t, s' \supseteq s, v'. I_w(l, t', s', v') \lor I_f(l, t', s', v') \lor I_m(l, t', s', v') \Rightarrow (v_r = \bar{v} v') \\
\forall t' \supseteq t, s' \supseteq s, v'. (v' \neq v_r) \Rightarrow I_f(l, t', s', v') \Rightarrow I_f(l, t', s', v') \ast R(t', s', v') \\
\forall t' \supseteq t, s' \supseteq s, v'. (v' \neq v_r) \Rightarrow I_w(l, t', s', v') \Rightarrow I_w(l, t', s', v') \ast R(t', s', v') \\
\forall t' \supseteq t, s' \supseteq s, v'. (v' \neq v_r) \Rightarrow I_m(l, t', s', v_r) \Rightarrow I_m(l, t', s', v_r) \ast R(t', s', v') \\
\forall t' \supseteq t, s' \supseteq s. (P \Rightarrow I_m(l, t', s', v_r)) \Rightarrow \text{False} \\
\forall t' \supseteq t, s' \supseteq s. I_w(l, t', s', v_r) \Rightarrow Q_1(t, s') \ast Q_2(t, s') \\
\Rightarrow (\langle \text{obj} \rangle (Q_1(t', s') \Rightarrow I_m(l, t', s', v_r))) \ast (Q(t'', s'') \ast I_w(l, t'', s'', v_w))
\end{align*}
\]

\[
\left[ k \right] q_0 \ast \& ^k I : (t, s, v) I_R ^{\mathcal{D}^\omega_{\pi} P} \\
\text{CAS}(l, v_r, v_w, o_f, o_r, o_w) \text{ in } \pi \\
\begin{align*}
b = 1 \ast \exists t' \supseteq t. \left( \text{bdrop } ? & \& ^k I : (t', s', v_w) I_R ^{\mathcal{D}^\omega_{\pi} P} \right) \\
& \cup b. \left[ k \right] q_0 \ast \exists s'. \supseteq s. \cup b. 0 \ast \& ^k I : (t', s', v_w) I_R ^{\mathcal{D}^\omega_{\pi} P} \ast \end{align*}
\]

Fig. 25. Atomic-borrow-based single-writer iRC11 protocols (4).
\[
\begin{align*}
\text{VIEWINV-sw-reader-persistent} & : \ell : (t, s, v) \rightarrow_{R} \square \ell : (t, s, v) \rightarrow_{R} \\
\text{VIEWINV-sw-reader-local} & : \ell : (t, s, v) \rightarrow \mathcal{R}(\ell, t, s, v) \\
\text{VIEWINV-sw-reader-local-join} & : \mathcal{R}(\ell, t, s, v) \ast \ell : (t', s', v') \rightarrow_{R} \ell : (t, s, v) \rightarrow_{R} \\
\text{VIEWINV-sw-writer-local} & : \ell : (t, s, v) \rightarrow_{W} \mathcal{W}(\ell, t, s, v) \\
\text{VIEWINV-sw-writer-local-join} & : \mathcal{W}(\ell, t, s, v) \ast \ell : (t', s', v') \rightarrow_{W} \ell : (t, s, v) \rightarrow_{W} \\
\text{VIEWINV-sw-writer-creader-local} & : \ell : (t, s, v) \rightarrow_{R} \mathcal{R}\left(\ell, t, s, v, \mathcal{I}\right) \\
\text{VIEWINV-sw-writer-creader-local-join} & : \mathcal{R}\left(\ell, t, s, v, \mathcal{I}\right) \ast \ell : (t', s', v') \rightarrow_{R} \ell : (t, s, v) \rightarrow_{R} \\
\text{VIEWINV-sw-writer-local-join} & : \mathcal{W}\left(\ell, t, s, v, \mathcal{I}\right) \ast \ell : (t', s', v') \rightarrow_{W} \ell : (t, s, v) \rightarrow_{W} \\
\text{VIEWINV-sw-writer-creader-local} & : \ell : (t, s, v) \rightarrow_{W} \mathcal{W}\left(\ell, t, s, v\right) \\
\text{VIEWINV-sw-writer-creader-local-join} & : \mathcal{W}\left(\ell, t, s, v\right) \ast \ell : (t', s', v') \rightarrow_{W} \ell : (t, s, v) \rightarrow_{W} \\
\text{VIEWINV-sw-unshare-local-cwriter} & : \lbrack \tau \rbrack \ast \mathcal{W}\left(\ell, t, s, v\right) \ast \ell : (t', s', v') \rightarrow_{CR} \lbrack \tau \rbrack \ast \ell : (t, s, v) \rightarrow_{CR} \\
\text{VIEWINV-sw-unshare-local-cwriter-join} & : \mathcal{W}\left(\ell, t, s, v\right) \ast \ell : (t', s', v') \rightarrow_{CR} \ell : (t, s, v) \rightarrow_{CR} \\
\text{VIEWINV-sw-unshare-local-cwriter} & : \lbrack \tau \rbrack \ast \mathcal{W}\left(\ell, t, s, v\right) \ast \ell : (t', s', v') \rightarrow_{W} \lbrack \tau \rbrack \ast \ell : (t, s, v) \rightarrow_{W} \\
\text{VIEWINV-sw-rel-write} & : s \sqsubseteq s' \Rightarrow (\mathcal{W}(\ell, t, s, v) \Rightarrow Q_1 \ast Q_2) \\
\end{align*}
\]
\[ \mathcal{R}(\ell, t, s, v, I) \Rightarrow \square \mathcal{R}(\ell, t, s, v, I) \]

\[ (\text{obj}) \forall v', t' \geq t, s' \supseteq s. I_r(\ell, t', s', v') \Rightarrow I_r(\ell, t', s', v') * P(v') \]

\[ (\text{obj}) \forall v', t' \geq t, s' \supseteq s. I_w(\ell, t', s', v') \Rightarrow I_w(\ell, t', s', v') * P(v') \]

\[ (\text{obj}) \forall v', t' \geq t, s' \supseteq s. I_m(\ell, t', s', v') \Rightarrow I_m(\ell, t', s', v') * P(v') \]

\[ \{ \mathcal{R}(\ell, t, s, v, I) * [\triangleright \text{ATOM}(\ell, I)]_V \} \]

\[ *\text{rlx}^\ell \text{ in } \pi \]

\[ \{ v'. \nabla_{\pi} P(v') * t \leq t' * s \subseteq s' * \mathcal{R}(\ell, t', s', v', I_r) * [\triangleright \text{ATOM}(\ell, I)]_V \} \]

\[ \{ \mathcal{R}(\ell, t, s, v, I) * [\triangleright \text{ATOM}(\ell, I)]_V \} \]

\[ *\text{acq}^\ell \]

\[ \{ v'. P(v') * t \leq t' * s \subseteq s' * \mathcal{R}(\ell, t', s', v', I_r) * [\triangleright \text{ATOM}(\ell, I)]_V \} \]

\[ \mathcal{W}(\ell, I) * \mathcal{W}(\ell, I) \Rightarrow \text{False} \quad \{ \mathcal{W}(\ell) \} \ell := \text{rlx} \, w \{ \text{True} \} \quad \{ \mathcal{W}(\ell) \} \ell := \text{rel} \, w \{ \text{True} \} \]

\[ \{ \mathcal{R}(\ell) \} \text{CAS}(\ell, v_1, v_2, o_f, o_r, o_w) \{ \text{True} \} \quad \{ \mathcal{R}_q^{\text{shr}}(\ell) \} *\text{rlx}^\ell \{ \text{True} \} \quad \{ \mathcal{R}_q^{\text{shr}}(\ell) \} *\text{acq}^\ell \{ \text{True} \} \]

\[ \{ \mathcal{R}_q^{\text{shr}}(\ell) \} \text{CAS}(\ell, v_1, v_2, o_f, o_r, o_w) \{ \mathcal{R}_q^{\text{shr}}(\ell) \} \]

Fig. 28. Intermediate-level rules for GPS single-writers.
6 CASE STUDY: ARC

The verification of the Arc library is by far the most challenging library verification in RBrlx. To make the verification go through, we needed to strengthen two atomic reads from rlx to acq in the implementations of Arc::get_mut and Arc::make_mut. We conjecture that the relaxed access in Arc::make_mut is indeed sound but verifying this would have required a significantly more complex invariant. The relaxed access in Arc::get_mut turned out to be a bug. We provide more details about this bug in §6.7.

6.1 The Core Arc library

A selection of IRC11 cancellable single-location invariants is given in Fig. 29. We explain these rules with the verification of Core Arc.

Arc<T>, short for Atomically Reference Counted, is used to share atomically an object of type T, whose mutation is disabled by default. To mutate T, one needs T to support thread-safe mutability, for example with T being an atomic type, or with T wrapped inside a lock (e.g., Mutex<T>). The following Rust example instantiates Arc with an atomic integer AtomicUsize and demonstrates how Arc is typically used:

```rust
1 let arc1 = Arc::new(AtomicUsize::new(5)); // create the first Arc pointer
2 let arc2 = Arc::clone(&arc1); // clone for the second pointer
3 thread::spawn(move || { // give arc2 to child thread
4 println!("child: {:?} ", arc2.fetch_add(1, Ordering::Relaxed)); // drop (arc2);
5 });
6 println!("main: {:?} ", arc1.fetch_add(2, Ordering::Relaxed)); // drop (arc1);
```

In line 1 in the main thread, a new Arc pointer arc1 is created to govern an atomic integer allocated in shared memory. The Arc’s internal counter field for the number of references to the content is set to 1. An Arc pointer acts almost like its underlying content, so in line 6 we can call fetch_add on arc1 as if on the atomic integer itself. To share the content with the child thread, we create another arc2 by clone-ing arc1 (line 2), which effectively increments the internal counter.

Fig. 29. Selected IRC11 rules.
We demonstrate the verification of the most important functions of Core Arc: new, clone and drop. For clone, we need to guarantee that any newly-created pointer arc to an object a can non-atomically read its data field a.data (so that the deref function can be called on arc), and perform atomic FAA’s on its counter field a.counter (so that clone and drop can be called on arc). This means that both fields must be shared for concurrent accesses by multiple threads.

For drop, we instead show that this sharing of the fields must have been finished before the deallocation is called. The rule Dealloc (Fig. 29) states the requirement for deallocating a single location X: we need to have the full ownership of X, represented by its points-to assertion X \(\leftrightarrow\). To deallocate a block a of two locations using free(a, 2), the general deallocation rule requires us to have the full ownership of the whole block \(i.e.,\) both a.data \(\leftrightarrow\) v and a.counter \(\leftrightarrow\).

In short, we start out with the full ownership a.data \(\leftrightarrow\) v and a.counter \(\leftrightarrow\). For drop function, then we share both a.data and a.counter for concurrent accesses, and at the end reclaim both a.data \(\leftrightarrow\) v and a.counter \(\leftrightarrow\). That is, we
start out with the full fraction \( a.data \mapsto v = a.data \mapsto v \) and for every newly-created pointer we give it a small fraction \( a.data \mapsto q \mapsto v \), where \( q \in (0, 1) \). Each fractional points-to assertion \( a.data \mapsto q \mapsto v \) is sufficient to perform concurrent reads. When a pointer goes out of scope, its small fraction \( a.data \mapsto q \mapsto v \) is recollected. Before the very end, we recollect all the small fractions into the full fraction \( a.data \mapsto v = a.data \mapsto v \). Then we are ready for deallocating \( a.data \).

The \( \text{counter} \) field, on the other hand, needs concurrent FAA accesses, so we will use iRC11 cancellable single-location invariants to share it. The cancellable invariant is also used for recollecting the small fractions of the \( \text{data} \) field. And now we need to understand what a iRC11 cancellable single-location invariant is.

Cancellable single-location invariants. The freely-duplicable assertion \( \gamma \{ \ell, I \} \) says that the location \( \ell \) is governed by the invariant \( I \) protected by the token \( \tau \). That is, \( I \) is only governing \( \ell \) when the token piece \( [\tau]_q \) of \( \tau \) is available. A piece \( [\tau]_q \), for some \( q \in (0, 1) \), is called an access token for the invariant. As seen in some of the access rules iRC11-CLNV-FAA-RLX and iRC11-CLNV-FAA-SRel—we will explain more below), a token is needed for every access to the invariant.

The predicate \( I \), also called the interpretation, is a user-defined predicate on values: If the current value of \( \ell \) is \( v \), \( I(v) \) defines what the invariant means at that value. As such, \( I(v) \) is a requirement that every write of value \( v \) to \( \ell \) must provide. In reverse, a read of value \( v \) from \( \ell \) can make use of the interpretation \( I(v) \). Thus, the interpretation acts as a logical communication channel between writes and reads.

The invariant for Core \( \text{Arc} \). Using fractional ownership for the \( \text{data} \) field and cancellable invariant for the \( \text{counter} \) field of Core \( \text{Arc} \), we want to prove the following simple specification:

\[
\{\text{True}\} \ \text{new}(v) \{ a. \exists \tau, y. \ \text{ARC}^y(a, v, \tau, I) \} \quad \text{(iRC11-ARC-New)}
\]

\[
\{\text{ARC}^y(a, v, \tau, I)\} \ \text{clone}(a) \{\text{ARC}^y(a, v, \tau, I) * \text{ARC}^y(a, v, \tau, I)\} \quad \text{(iRC11-ARC-CLONE)}
\]

\[
\{\text{ARC}^y(a, v, \tau, I)\} \ \text{drop}(a) \{\text{True}\} \quad \text{(iRC11-ARC-DROP)}
\]

Here, we define an abstract predicate \( \text{ARC}^y(a, v, \tau, I) \) to represent the logical ownership of an \( \text{Arc} \) pointer:

\[
\text{ARC}^y(a, v, \tau, I) := \exists q. a.data \mapsto q \mapsto v * [\tau]_q * \left[\text{a.counter} \left[\text{I}_{I_{\text{data}}}\right] * \text{Count}(q)\right]^{I=I} \quad \text{(iRC11-ARC)}
\]

Owning an \( \text{Arc} \) pointer \( \text{ARC}^y(a, v, \tau, I) \) means that we own: (1) some small fraction \( q \) of the \( \text{data} \) field \( a.data \mapsto q \) at the value \( v \), which allows us to safely read \( a.data \) for the value \( v \); (2) the fact \( \left[\text{a.counter} \left[\text{I}_{I_{\text{data}}}\right]\right] \) that the \( \text{counter} \) field is governed by an invariant \( I \) protected by \( \tau \), as well as the access token \( [\tau]_q \)—with the same fraction \( q \)—to access the invariant, which allows us to concurrently access \( \text{a.counter} \); and finally (3) an unsynchronized ghost element \( \left[\text{Count}(q)\right]^{I=I} \) that represent the 1 single count of this pointer in the total count (see below).

The invariant for \( \text{a.counter} \) is defined as follows:

\[
\text{I}_{I_{\text{data}}}(n) := \begin{cases} \text{False} & n < 0 \\ \exists q_{in}, \ q_{out} \in (0, 1). a.data \mapsto q_{in} * [\tau]_{q_{in}} * q_{out} = 1 * \left[\text{TotalCount}(n, q_{out})\right]^{I=I} & n = 0 \\ \text{True} & n > 0 \end{cases} \quad \text{(iRC11-ARC-Inv)}
\]

First, \( I \) requires that the value \( v \) of the \( \text{counter} \) field to be non-negative. When it is positive \( i.e., \) when there is some \( \text{Arc} \) pointers, the number of pointers is \( v \) and the invariant owns the
unsynchronized ghost element \(\text{TotalCount}(v, g_{\text{out}})^\gamma\). The element \(\text{TotalCount}(v, g_{\text{out}})^\gamma\) tracks the globally-consistent knowledge that there are currently \(v\) pointers and the sum of all fractional permissions owned by those pointers is \(g_{\text{out}}\). The invariant further requires that the remaining fractions \(q_{\text{in}} = 1 - q_{\text{out}}\) must be owned by the invariant. This includes the fractional ownership of \(a\).data and the access token \([\tau]_{q_{\text{in}}}\) of \(a\).counter. The fraction \(q_{\text{in}}\) is in fact the used fraction that has been recollected by \(I\) from the pointers that have been drop-ped. Thus the invariant makes sure that any fractions of the \(a\).data and \(\tau\) are all accounted for. Finally, when the \(\text{counter}\) reaches 0, the invariant is simply trivial.

The ghost elements \(\text{TotalCount}(n, q)^\gamma\) and \(\text{Count}(q)^\gamma\) is an instance of counting permissions [Bornat et al. 2005], used here to track the outside fractions associated with each single count. They satisfy the axioms in Fig. 31. COUNTING-START creates a ghost location \(\gamma\) for the first count and gives us the total count \(\text{TotalCount}(1, q)^\gamma\) as well as a single count \(\text{Count}(q)^\gamma\). With COUNTING-NEW we can increase the total count and produce more single counts. With COUNTING-DROP we can decrease the total count by consuming single counts. COUNTING-Agree ensures that every single count is always included in the total count. How this ghost construction comes into play will be revealed next section.

After this long setup, we are finally ready to demonstrate the rules of iRC11 in Fig. 29 through the verification of Core Arc.

6.3 Verifying new

In the proof of iRC11-ARC-New, we elide the standard allocation and initialization of the \(a\).data and \(a\).counter fields. Our main obligation here is to transform the two full ownership \(a\).data \(\mapsto v\) and \(a\).counter \(\mapsto 1\) to the abstract permission \(\text{ARC}^\gamma(a, v, \tau, I)\) for some \(\tau\) and \(\gamma\). That is, turning our unique ownership into sharing mode.

To do so, we have planned to initialize iRC11 cancellable invariant for \(a\).counter. The rule iRC11-INV-New (Fig. 29) creates for the location \(\ell\) a new cancellable invariant protected by some token \(\tau\). As a result, we get the full token \([\tau]_1\) which can be split using iRC11-INV-Tok so that the pieces can be given to multiple threads for sharing. What we need to provide are the points-to \(\ell \mapsto v\) and the interpretation \(I(v)\).

For \(a\).counter, we do have its points-to assertion as \(a\).counter \(\mapsto 1\), so we only need to provide \(I^{\gamma;\ell}(1)\) for some \(\gamma\). First, for \(\gamma\), we use COUNTING-START to create the total count and the first single count with \(q := 1/2\). That is, we get \(\text{TotalCount}(1, 1/2)^\gamma\) and \(\text{Count}(1/2)^\gamma\). We use

\[q \in (0, 1] \implies \exists \gamma: \text{TotalCount}(1, q)^\gamma \implies \text{Count}(q)^\gamma\]

\[\text{COUNTING-NEW}\]
\[q + q' \leq 1 \implies \text{TotalCount}(n, q)^\gamma \implies \text{TotalCount}(n + 1, q + q')^\gamma \implies \text{Count}(q')^\gamma\]

\[\text{COUNTING-Agree}\]
\[\text{TotalCount}(n, q)^\gamma \implies n \geq 1 \land 1 \geq q \geq q'\]

\[\text{COUNTING-Drop}\]
\[\text{TotalCount}(n + 1, q + q')^\gamma \implies \text{TotalCount}(n, q)^\gamma \land (n = 0 \implies q = 0)\]

Fig. 31. Counting permissions for Core Arc.
First, in \texttt{clone}, we use a \textit{relaxed FAa} which is a relaxed read and a relaxed write. Therefore in order to use our local resource \emph{P} for the interpretation, \emph{P} needs to be protected by a release modality: \emph{δP} (see the precondition of the Hoare triple in \texttt{iRC11-ClnV-FAA-RLx}). A resource can be put under a release modality if that resource is available at the last release fence, as required by the rule \texttt{REL-FENCE}. On the other hand, a relaxed read gives us a resource \emph{Q} under the acquire modality: \emph{γQ} (see the postcondition in \texttt{iRC11-ClnV-FAA-RLx}). The acquire modality can be removed by an acquire fence, as shown in the rule \texttt{ACQ-FENCE}. Together the two fence rules establish the synchronization pattern of the chain "release fence \rightarrow relaxed write \rightarrow relaxed read \rightarrow acquire fence".
Finally, if our resource is, however, view-agnostic—for example, if they are unsynchronized ghost state—then the fence modalities can be bypassed. In particular, the Ghost-Mod rule allows unsynchronized ghost states to move freely between fence modalities without using physical fences. We exploit this in our invocation of iRC11-CInv-FAA-Rlx for c1one.

In particular, as we have \( \overline{\text{Count}}(q) \) \( \gamma \), we use Ghost-Mod to get \( \Delta \overline{\text{Count}}(q) \). Then, using our token \( [\tau]_q \), we invoke iRC11-CInv-FAA-Rlx with

\[
P := [\overline{\text{Count}}(q)]^\gamma \quad \text{and} \quad Q := [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma.
\]

We now have to show that \( I^\gamma \ast (q') \overline{\text{Count}}(q) \ast [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma \), where \( q' \) is the value the FAA reads from a counter. That is, we need to transform the resource \( I^\gamma \ast (q') \overline{\text{Count}}(q) \ast [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma \) into \( I^\gamma \ast (q' + 1) \ast [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma \).

First, by the definition of \( I^\gamma \ast (q') \) (see iRC11-ARC-Inv), we know that \( q' \geq 0 \). By owning \( [\text{Count}(q)]^\gamma \), we also know that \( q' \) cannot be 0, because if \( q' = 0 \), we can combine \( \text{Total Count}(0, 0) \) with \( \overline{\text{Count}}(q) \) and use the rule Counting-Agree to derive the contradiction that \( 0 > 1 \). Thus \( q' > 0 \).

Now, we are not going to change the fractions \( q_{\text{in/out}} \) and the fractional ownerships: we will keep them the same (i.e., framing) for \( I^\gamma \ast (q' + 1) \). Therefore our job is simply transform \( \text{Total Count}(q_{\text{out}} - q) \) to \( \text{Total Count}(q_{\text{out}} - (q' + 1)) \).

This is simple: We first use Counting-Drop to drop the single count \( [\text{Count}(q)]^\gamma \) associated with \( q \) and get \( \text{Total Count}(q' - 1, q_{\text{out}} - q) \). We then call Counting-New twice on \( \text{Total Count}(q' - 1, q_{\text{out}} - q) \), each time creating a new single count \( \text{Count}(q/2) \) and in the end we get back \( \text{Total Count}(q' + 1, q_{\text{out}} - q) \).

Note that we always satisfy the side condition of Counting-New because \( q_{\text{out}} \leq 1 \).

Finally, after the access, we get back the access token \( [\tau]_q \) and two single counts:

\[
\triangledown Q = \triangledown \left( [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma \right)
\]

Since the single counts are unsynchronized ghost state, we use Ghost-Mod to get \( [\text{Count}(q/2)]^\gamma \ast [\text{Count}(q/2)]^\gamma \). Now we can split the token \( [\tau]_q \) and the fraction ownership \( \text{data} \rightarrow q \) into two halves and gain two ARC\( C^\gamma(\text{a, v, } \tau, I) \)'s.

### 6.5 Verifying drop

The first intuition in the proof of drop is that, if the drop is not the last drop, we will return all the resources of the current pointer ARC\( C^\gamma(\text{a, v, } \tau, I) \) to the invariant. This includes the fractional ownership \( \text{data} \rightarrow q \), the access token \( [\tau]_q \) and the single count element \( [\text{Count}(q)]^\gamma \). The former two will be stored in the invariant and will be transferred to the last drop for deallocation. The single count element will be used to decrease the total count by 1.

The second intuition is that, in the case of the last drop, we know from the ARC permission and the invariant that the local fraction and the fractions stored in the invariant sum up to 1, so we can recollect the full fraction for deallocation.

In both cases, we need a stronger rule for release FAA that allow us to use the token \( [\tau]_q \) to access the invariant and simultaneously use the token to establish the interpretation of the invariant. This is supported in the rule iRC11-CInv-FAA-SREL. The difference with iRC11-CInv-FAA-Rlx is that in the premise we can additionally use \( [\tau]_q \) to reestablish \( I(v + n) \). Consequently, we would not regain \( [\tau]_q \) in the postcondition of the rule. Note that this rule is only sound for a release FAA, and thus we can use our local resource \( P \) without using a release fence.
Now, at the release FAA of drop, using $[\tau]_q$, we invoke iRC11-ClInv-FAA-SRel with the following $P$ and $Q$.

$$P := \text{a.data } \mapsto \gamma \cdot \text{Count}(q)^y$$

$$Q(\gamma') := \begin{cases} \text{True} & \gamma' \neq 1 \\ \text{a.data } \mapsto \gamma \cdot [\tau] & \gamma' = 1 \end{cases}$$

We then have to prove that $[\tau]_q \ast P \ast I^{y,\gamma}(\gamma') \Rightarrow I^{y,\gamma}(\gamma') \ast Q(\gamma')$ where $\gamma'$ is the old value of a.counter. Similarly to the reasoning in clone, with $\text{Count}(q)^y$ from $P$, we know that $\gamma' > 0$ and the invariant has some fractional permissions $[\tau]_{q_{in}}$ and a.data $\mapsto q$ for some $q_{in}$ (see iRC11-ARC-Inv).

Now, if this is not the last drop i.e., $\gamma' - 1 > 0$, we need to re-establish $I^{y,\gamma}(\gamma' - 1)$ with some new fractions $q_{in/out}$. We pick them as follows: $q_{in}' := q_{in} + q$ and $q_{out}' := q_{out} - q$. From $[\tau]_q \ast P \ast I^{y,\gamma}(\gamma')$, we can easily get $[\tau]_{q_{in}} = [\tau]_{q_{in}'} + [\tau]_{q}$ and a.data $\mapsto q_{in}' \cdot \gamma = \text{a.data } \mapsto q_{in} \cdot \gamma \ast \text{a.data } \mapsto q$, which are needed for $I^{y,\gamma}(\gamma' - 1)$. Our remaining work is to transform $\text{TotalCount}(\gamma', q_{out})^y \ast \text{Count}(q)^y$ to $\text{TotalCount}(\gamma' - 1, q_{out})^y$. Fortunately, this is but a simple application of COUNTING-DROP. Then we are done because $\gamma' \neq 1$.

In the case where this is the last drop’s FAA, we have $\gamma' = 1$ and we must prove $[\tau]_q \ast P \ast I^{y,\gamma}(1) \Rightarrow I^{y,\gamma}(0) \ast Q(1)$. From $I^{y,\gamma}(1)$ we have $\text{TotalCount}(1, q_{out})^y$ and from $P$ we have $\text{Count}(q)^y$. By an application of COUNTING-DROP, we have $\text{TotalCount}(0, 0)^y$, which is exactly $I^{y,\gamma}(0)$, and additionally the fact that $q_{out} = q$. From $I^{y,\gamma}(1)$ we also know that $q_{in} + q_{out} = q_{in} + q = 1$. Thus combining what we have left from our assumption $[\tau]_q \ast P \ast I^{y,\gamma}(1)$, we have $Q(1) = \text{a.data } \mapsto \gamma \ast [\tau]$. So we finish the last drop’s FAA and gain $\nabla Q(1)$.

As the return value is $\gamma' = 1$, we perform an acquire fence (see the code of drop in Fig. 30). Thanks to the acquire fence rule ACQ-FENCE, we remove the modality and regain $Q(1) = \text{a.data } \mapsto \gamma \ast [\tau]$. We are almost done: We only need to get back the points-to ownership of a.counter. For this we cancel the invariant for a.counter using the cancellation rule iRC11-ClInv-CANCEL. The rule requires the full token $[\tau]$, which we do have, to ensure that the cancellation happens after all accesses to the invariant. At long last, after the cancellation we now have the full ownership of both fields and can safely use DEALLOC to free them.

6.6 The Full APIs of Arc

We discuss the verification of an extended version of Arc, which is also the version we have verified in RB1x. Its most interesting APIs are given in Fig. 32. Here we need to tackle two extra sets of behaviors, presented as two following challenges.

Arc<T> has a subordinate type Weak<T>. The first challenge involves a type called Weak<T>. Weak itself is a variant of Arc: it has a counter to count how many Weak pointers are in existence, and also has the similar clone and drop functions (Fig. 32). However, Weak does not guarantee access to the underlying object of type T while owning an Arc guarantees that the object is still available, owning a Weak does not prevent the object to be reclaimed. In order to access the object with a Weak pointer, one first calls Weak::upgrade to obtain an Arc pointer. upgrade can fail when the object has already been reclaimed, that is when there is no Arc pointer left. A Weak pointer are typically created by calling Arc<T>::downgrade on a shared reference of Arc.

The challenge for verifying Arc and Weak in the relaxed memory setting is that they involve two tightly coupled atomic locations—one for each counter. As multi-location invariants are in general
unsound for RMM, we need to use separate iRC11 protocols for each counter and at the same time maintain their relation. This is a known challenge, as has been observed by GPS [Turon et al. 2014]. The general solution is to construct ghost state to encode the relation between the locations and prevent their protocols from breaking the relation. We were able to set up several unsynchronized ghost state constructions to encode the relation, but those, unfortunately, are not enough.

**Arc<T> supports temporary borrows of the underlying content.** The second challenge involves the support to temporarily reclaim full ownership of the underlying content when the thread knows it owns the last unique Arc and Weak pointers. The functions Arc::get_mut and Arc::make_mut provide these capabilities: they return a mutable reference &mut T to the underlying content. The reclamation is temporary because when the reference goes out of scope (when the lifetime of the mutable reference ends), the content is returned and the original Arc pointer can be used again.

The challenge here is to guarantee that if the temporary reclamation is successful, it is synchronized with all accesses to the content of type T. Again, note that those accesses can only happen between the construction and the destruction of an Arc pointer. How an Arc pointer can be constructed is now more complicated than that of Core Arc: an Arc pointer can now additionally be created by upgrade-ing from a Weak pointer. Therefore, to establish the synchronization guarantee, we now need to handle the intertwined life-cycles of Arc and Weak pointers.

To be more concrete, let us look at the implementation of get_mut (Fig. 33). To return temporary full ownership of the data field, the function checks that the thread owns the unique Arc and Weak pointers in two steps, using is_unique.

First, it acquires a “lock” on the Weak counter—a.weak—to make sure that there is no other Weak pointers. This is done by an acquire compare-and-swap (CAS) from 1 to −1. The function uses −1 as the “locked” value to resolve conflicts with other contentious Arc::get_mut or Arc::downgrade calls. If the CAS succeeds, the thread knows that there is no Weak pointers left, but there may exist still some Arc pointers. This comes from the agreed contract between the counters: the Weak counter implicitly counts 1 for all Arc pointers. So when the thread still owns an Arc pointer, and the value of the Weak counter is exactly 1, that 1 must be accountable for the remaining Arc pointers, and there is no Weak pointers left.

Second, it does an acquire read on the Arc counter—a.strong—and then checks if the value read is 1. If that value is 1, is_unique succeeds and get_mut concludes that thread owns the unique Arc pointer, and gives the thread temporary full access to the underlying content with type &mut T.\(^2\)

\(^2\)The Arc::make_mut function also follows the similar pattern, but the targets are reversed: it first acquires a “lock” on the Arc counter and then reads the Weak counter.
fn is_unique(&mut self) -> bool {
    // lock the weak pointer count if we appear to be the sole weak pointer holder.
    if self.inner().weak.compare_exchange(1, usize::MAX, Acquire, Relaxed).is_ok() {
        let unique = self.inner().strong.load(Relaxed) == 1;
        if unique {
            self.inner().weak.store(1, Release); // release the lock
        }
    } else { false }
}

fn get_mut(this: &mut Self) -> Option<&mut T> {
    if this.is_unique() {
        unsafe { Some(&mut this.ptr.as_mut().data) }
    } else { None }
}

fn drop(&mut self) {
    if self.inner().strong.fetch_sub(1, Release) != 1 {
        return;
    }
}

No matter if the second check fails or not, is_unique will release the lock on the Weak counter with a release write of value 1.

Correctness. The two checks by is_unique ensure the synchronization guarantee for temporary reclamation. The second check ensures that the thread is synchronized with all other Arc::drop calls. This means that it is synchronized with all accesses to the content made by all other Arc pointers. The thread, of course, must have synchronized with all accesses made by the current Arc pointer that it owns. Consequently, the thread must have synchronized with all accesses to the underlying content.

The problem, however, is that the second check uses an acquire read, instead of a CAS. If it were a CAS, then we are guaranteed to read the latest value of the Arc counter, and thus synchronizing with all other Arc::drop’s. However, an acquire read does not guarantee reading the latest value: it can read a stale one. Consider a truncated history of the Arc counter in Fig. 34, where our call to get_mut was initiated somewhere before the latest write 1(c) to the counter. Since we do not know exactly when get_mut was initiated, the second check by is_unique may read 1 from any events 1(a), 1(b) or 1(c). Had it read from 1(a), we would not have synchronized with the Arc::drop’s or downgrade’s after that. Our obligation here is to show that if the second check read 1, it must have read from 1(c).

By contradiction, we show that it is impossible to read 1 from 1(a), 1(b) or any stale 1 values. Put it another way, we show that the thread has observed all updates to the Arc counter from a stale 1 to 2, denoted as stale(1 \sim 2), and therefore cannot read those stale 1’s again. This is where the first check comes into play: it gives us the guarantee that the thread has observed all stale(1 \sim 2) updates. Note that these updates come either from an Arc::clone or from a Weak::upgrade. If the update is from an Arc::clone, like in 1(a), the thread must have observed it because that update must have been performed by some Arc pointer—unique at that time—of which the current Arc pointer (which this thread owns) is a descendant.
The remaining case is when the update is from a `Weak::upgrade`, like in 1(b). By the first check the thread is synchronized with all `Weak::drop`’s by all `Weak` pointers. Note that `Weak::drop`, similar to Core `Arc::drop` (Fig. 30), does a release FAA to decrement the `Weak` counter. However, unlike in Core `Arc`, the last `Weak::drop` decrements the counter to 1 (instead of 0). Therefore, when the first check did a successful acquire CAS for value 1 on the `Weak` counter, it knows that there is no `Weak` pointers left and it is synchronized with all `Weak::drop`’s.

If an update stale(1 ~> 2) is from an `Weak::upgrade`, it must happen-before the `Weak::drop` of the same `Weak` pointer. Thus, by synchronizing with all `Weak::drop`’s, the thread is guaranteed to synchronize with all stale(1 ~> 2) updates from `Weak::upgrade`’s. It follows that the thread must have read the latest write to the `Arc` counter.

Another instance of synchronized ghost state. Thus, our challenge here pins down to formalizing the observations of stale(1 ~> 2) and the two sources of those observations. Furthermore, the observations are tied to the ownership of some `Arc` or `Weak` pointer, and when such ownership is transferred the observations must also be transferred in a synchronized way.

For this purpose, we use an instance of synchronized ghost state for those observations. Similar to the ghost state for raw cancellable invariants, we use the ghost state of form \( \gamma(q, O) \) where \( O \) is a set of observations. In the particular case of `Arc`, an observation is simply a unique identifier \( id \) for each stale(1 ~> 2) update event on the `Arc` counter. The iRC11 logic therefore must additionally provide unique identifiers for update events. In the implementation of the logic we simply expose the timestamp of an update/write event as its identifier in the protocol assertion. Using the timestamps as identifiers, we thus tie the logical ghost state with the write events through the protocol assertion, making the observations actually physical and therefore can only be transferred with physical synchronization.

In the verification of `Arc`, we use two different constructions: one, \( [\circ (q, O)]^\mu \), to track the observations coming from `Weak::upgrade`, and another, \( [\circ (q, O)]^\nu \), to track those coming from `Arc::clone`. The former construction \( [\circ (q, O)]^\mu \) enjoys similar properties to that of raw cancellable invariants. That is, the observations can be joined (using set union), and if we own the full fraction \( [\circ (I, O)]^\mu \), then we are guaranteed that \( O_u \) contains all possible `Weak::upgrade`’s stale(1 ~> 2) events and we have physically seen them all. Additionally, each owner of each fraction \( q \) can concurrently add observations to its local set \( O \). This is to reflect the fact that any `Weak` pointer can always perform a stale(1 ~> 2) event.

The latter construction \( [\circ (q, O)]^\nu \) is a bit different. Even if we only own a fraction \( [\circ (q, O)]^\nu \), we need to know that \( O_c \) contains all possible `Arc::clone`’s stale(1 ~> 2) events and we have physically seen all of them. Furthermore, we can only add observations to \( O_c \) if we have the full fraction \( [\circ (I, O)]^\nu \). This reflects the fact that any `Arc` pointer must have seen all `Arc::clone`’s
1 ∼ 2 updates, and that any `Arc::clone`'s 1 ∼ 2 update can only be done by the one `Arc` pointer that was unique and should own the full fraction at the time of the update.

We then set up that the abstract predicate ARC for ownership of `Arc` pointers also contains a fraction $s\{[q, O_c]\}$ for some $q$ (the same $q$ in $[r]_q$ and a data $\varnothing$ – see rC11-ARC) and $O_c$ (because only `Arc` pointers can do `Arc::clone`), and that the abstract predicate WEAK for ownership of `Weak` pointers contains a fraction $s\{(q, O_c)\}$ for some $q$ and $O_u$ (because only `Weak` pointers can do `Weak::upgrade`). We further require that `Arc::drop` also releases the fraction $s\{[q, O_c]\}$ like releasing the other fractions, and similarly that `Weak::drop` releases $s\{(q, O_u)\}$.

With that setup, we are ready to show that when the two checks of `is_unique` succeed, the thread must have observed all stale(1 ∼ 2) updates. First, when acquiring the "lock" on the `Weak` counter, the thread also acquire the full fraction $s\{(1, O_\gamma)\}$ from the `Weak` counter protocol. The full fraction is available in the protocol because all `Weak` pointers have been `drop`-ped. With $s\{(1, O_\eta)\}$, the thread is guaranteed to have seen all `Weak::upgrade`'s stale(1 ∼ 2) updates. Second, since the thread owns an `Arc` pointer, it owns a fraction $s\{[q, O_c]\}$, which guarantees that the thread has seen all `Arc::clone`'s stale(1 ∼ 2) updates. Consequently, the thread must have read 1 from the latest write to the `Arc` counter, and thus is synchronized with all previous accesses to the underlying content $T$.

### 6.7 Insufficient Synchronization in `get_mut`

Unfortunately, our setup was not strong enough to verify `Arc` and `Weak` without change. The two reads of the counters in the second check of `get_mut` and `make_mut` were `rlx` in the original code (line 4, Fig. 33), and we had to strengthen them both to `acq` in order to make the verification go through. The reason is that, while we managed to temporarily get the full resources out by a read, the `rlx` reads do not give us those resources in the current view (they are under a $\nabla$ modality). While we conjecture that a `rlx` read in `make_mut` is in fact sufficient, a `rlx` read in `get_mut` turned out to be insufficient and we have reported the bug and the fix has been merged into Rust codebase.

The following example invokes a data race when using `get_mut`:

```rust
1 let mut arc1 = Arc::new(0);
2 let arc2 = Arc::clone(&arc1);
3 thread::spawn( move || { let _ : u32 = *arc2; /* drop(arc2); */ })
4 loop { match Arc::get_mut(&mut arc1) {
5     None => (}
6     Some(m) => { *m = 1u32; return; }) } }
```

In this example there are two non-atomic operations: the read of the underlying integer in line 3 (child thread) and the write to the same integer in line 6 (parent thread). The read should be safe because the child thread owns `arc2`, thus the underlying integer is shared and `immutable`. The write should be safe because `get_mut` guarantees that the parent thread owns the unique `Arc` pointer (arc1) and should temporarily gain full access to the non-atomic integer. This can only happens after the child thread finishes and `arc2` has been dropped. However, the two non-atomic operations constitute a data race by C11 standard, because neither one happens-before the other.

More specifically, in line 3 of the child thread, when `arc2` goes out of scope, it will be destructed by `Arc::drop`, which uses a release (rel1) RMW (see the code at line 16, Fig. 33). This release RMW will be read by `get_mut` (line 4, Fig. 33) in the parent thread (line 4). If this read had been `acq`, then there would have been a release-acquire synchronization between the release RMW of `drop` and the acquire read of `get_mut`, and the non-atomic read of the child thread would have been guaranteed to happen-before the non-atomic write of the parent thread. However, the read was `rlx`, thus no happen-before relationship can be established between the two non-atomic operations.
REFERENCES


Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In PLDI.
