

# Repairing Sequential Consistency in C/C++11

Ori Lahav<sup>1</sup> Viktor Vafeiadis<sup>1</sup> Jeehoon Kang<sup>2</sup>  
Chung-Kil Hur<sup>2</sup> Derek Dreyer<sup>1</sup>

<sup>1</sup>Max Planck Institute for Software Systems (MPI-SWS)

<sup>2</sup>Seoul National University

PLDI 2017

## C11's spectrum of consistency

### Access modes

non-atomic      relaxed      release/  
acquire      sc

# C11's spectrum of consistency

## Access modes

non-atomic  $\sqsubset$  relaxed  $\sqsubset$  release/acquire  $\sqsubset$  sc

## Message passing

$$\begin{array}{l} x :=_{sc} 1; \\ y :=_{sc} 1; \end{array} \parallel \begin{array}{l} a := y_{sc}; \text{ // 1} \\ b := x_{sc}; \text{ // 0} \end{array} \approx \begin{array}{l} x :=_{rlx} 1; \\ y :=_{rel} 1; \end{array} \parallel \begin{array}{l} a := y_{acq}; \text{ // 1} \\ b := x_{rlx}; \text{ // 0} \end{array}$$

## Store buffer

$$\begin{array}{l} x :=_{sc} 1; \\ a := y_{sc}; \text{ // 0} \end{array} \parallel \begin{array}{l} y :=_{sc} 1; \\ b := x_{sc}; \text{ // 0} \end{array} \not\approx \begin{array}{l} x :=_{rel} 1; \\ a := y_{sc}; \text{ // 0} \end{array} \parallel \begin{array}{l} y :=_{sc} 1; \\ b := x_{sc}; \text{ // 0} \end{array}$$

# C11's spectrum of consistency

## Access modes

non-atomic  $\square$  relaxed  $\square$  release/acquire  $\square$  **SC**

## Message passing

$$\begin{array}{l} x :=_{sc} 1; \\ y :=_{sc} 1; \end{array} \parallel \begin{array}{l} a := y_{sc}; // 1 \\ b := x_{sc}; // 0 \end{array} \approx \begin{array}{l} x :=_{rlx} 1; \\ y :=_{rel} 1; \end{array} \parallel \begin{array}{l} a := y_{acq}; // 1 \\ b := x_{rlx}; // 0 \end{array}$$

## Store buffer

$$\begin{array}{l} x :=_{sc} 1; \\ a := y_{sc}; // 0 \end{array} \parallel \begin{array}{l} y :=_{sc} 1; \\ b := x_{sc}; // 0 \end{array} \not\approx \begin{array}{l} x :=_{rel} 1; \\ a := y_{sc}; // 0 \end{array} \parallel \begin{array}{l} y :=_{sc} 1; \\ b := x_{sc}; // 0 \end{array}$$

# C11's spectrum of consistency

## Access modes

non-atomic  relaxed  release/acquire  **SC**

## Message passing

1. SC semantics is too strong (new correctness problem!)
2. SC semantics is too weak (SC-fences)
3. Out-of-thin-air reads (relaxed accesses)

## Store

x  
a

0

# C11's spectrum of consistency

## Access modes

non-atomic  relaxed  release/acquire  **SC**

## Message passing

1. SC semantics is too strong (new correctness problem!)

We show how to get SC semantics just right!

2. SC semantics is too weak (SC-fences)

## Store

3. Out-of-thin-air reads (relaxed accesses)

# C11's spectrum of consistency

## Access modes

non-atomic  $\square$  relaxed  $\square$  release/acquire  $\square$  SC

## Message passing

1. SC semantics is too strong (new correctness problem!)

We show how to get SC semantics just right!

2. SC semantics is too weak (SC-fences)

## Store

3. Out-of-thin-air reads (relaxed accesses)

x  
a

0

# Semantics of SC-atomics is too strong!

Example due to Yatin Manerkar et al. [CoRR abs/1611.01507]

$$\begin{array}{l} a := x_{\text{acq}}; \quad // 1 \\ b := y_{\text{sc}}; \quad // 0 \end{array} \parallel \begin{array}{l} x :=_{\text{sc}} 1; \\ y :=_{\text{sc}} 1; \end{array} \parallel \begin{array}{l} c := y_{\text{acq}}; \quad // 1 \\ d := x_{\text{sc}}; \quad // 0 \end{array}$$

C/C++11: behavior disallowed



# Semantics of SC-atomics is too strong!

Example due to Yatin Manerkar et al. [CoRR abs/1611.01507]

$$\begin{array}{l} a := x_{\text{acq}}; \quad // 1 \\ b := y_{\text{sc}}; \quad // 0 \end{array} \parallel \begin{array}{l} x :=_{\text{sc}} 1; \\ y :=_{\text{sc}} 1; \end{array} \parallel \begin{array}{l} c := y_{\text{acq}}; \quad // 1 \\ d := x_{\text{sc}}; \quad // 0 \end{array}$$

C/C++11: behavior disallowed

## Compilation of C/C++11 to Power

	$R^{\text{rlx}} \mapsto$	ld	$W^{\text{rlx}} \mapsto$	st
	$R^{\text{acq}} \mapsto$	ld;lwsync	$W^{\text{rel}} \mapsto$	lwsync;st
Leading sync:	$R^{\text{sc}} \mapsto$	sync;ld;lwsync	$W^{\text{sc}} \mapsto$	sync;st
Trailing sync:	$R^{\text{sc}} \mapsto$	ld; sync	$W^{\text{sc}} \mapsto$	lwsync;st;sync

# Semantics of SC-atomics is too strong!

Example due to Yatin Manerkar et al. [CoRR abs/1611.01507]

$$\begin{array}{l} a := x_{\text{acq}}; \quad // 1 \\ b := y_{\text{sc}}; \quad // 0 \end{array} \parallel \begin{array}{l} x :=_{\text{sc}} 1; \\ y :=_{\text{sc}} 1; \end{array} \parallel \begin{array}{l} c := y_{\text{acq}}; \quad // 1 \\ d := x_{\text{sc}}; \quad // 0 \end{array}$$

C/C++11: behavior disallowed

## Compilation of C/C++11 to Power

	$R^{\text{rlx}} \mapsto$	ld		$W^{\text{rlx}} \mapsto$	st
	$R^{\text{acq}} \mapsto$	ld;lwsync		$W^{\text{rel}} \mapsto$	lwsync;st
Leading sync:	$R^{\text{sc}} \mapsto$	sync;ld;lwsync		$W^{\text{sc}} \mapsto$	sync;st
Trailing sync:	$R^{\text{sc}} \mapsto$	ld; sync		$W^{\text{sc}} \mapsto$	lwsync;st;sync

Compilation result with “trailing sync” convention:

$$\begin{array}{l} a := x; \quad // 1 \\ \text{lwsync}; \\ b := y; \quad // 0 \\ \text{sync}; \end{array} \parallel \begin{array}{l} x := 1; \\ \text{sync}; \end{array} \parallel \begin{array}{l} y := 1; \\ \text{sync}; \end{array} \parallel \begin{array}{l} c := y; \quad // 1 \\ \text{lwsync}; \\ d := x; \quad // 0 \\ \text{sync}; \end{array}$$

Power: behavior allowed

## Semantics of SC-atomics is too strong!


Other examples show unsoundness of:


- ▶ Leading `sync` compilation (implemented in GCC and LLVM)
- ▶ Placing `sync` both before and after SC-accesses

In order to recover the correctness of existing compilers, we suggest to weaken the standard.

$$\begin{array}{l} a := x_{\text{acq}}; \quad // 1 \\ b := y_{\text{sc}}; \quad // 0 \end{array} \parallel \begin{array}{l} x :=_{\text{sc}} 1; \\ y :=_{\text{sc}} 1; \end{array} \parallel \begin{array}{l} c := y_{\text{acq}}; \quad // 1 \\ d := x_{\text{sc}}; \quad // 0 \end{array}$$


$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$

 program order  
 $\longrightarrow$ 


$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


Stage 0: choose *reads-from*


Every read reads from a corresponding write.

$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  
 $\longrightarrow$   
 reads from  
 $\dashrightarrow$


Stage 0: choose *reads-from*

Every read reads from a corresponding write.


$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  
 $\longrightarrow$   
 reads from  
 $\dashrightarrow$

Stage 1: calculate *happens-before*







$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  
 $\longrightarrow$   
 reads from  
 $\dashrightarrow$   
 happens-before  
 $\longrightarrow$


Stage 1: calculate *happens-before*




$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$



program order  
 $\longrightarrow$   
 reads from  
 $\dashrightarrow$   
 happens-before  
 $\longrightarrow$


### Stage 2: "SC-per-location"




$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$



### Stage 2: "SC-per-location"



$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$



### Stage 2: "SC-per-location"




$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  $\longrightarrow$   
 reads from  $\dashrightarrow$   
 happens-before  $\longrightarrow$


### Stage 2: "SC-per-location"




$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  $\longrightarrow$   
 reads from  $\dashrightarrow$   
 happens-before  $\longrightarrow$   
 sc-per-loc  $\longrightarrow$

### Stage 2: "SC-per-location"





$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  $\longrightarrow$   
 reads from  $\dashrightarrow$   
 happens-before  $\longrightarrow$   
 sc-per-loc  $\longrightarrow$

### Stage 3: global restrictions on SC-accesses


Order all SC-accesses while respecting:

$$\frac{a : *^{\text{sc}} \xrightarrow{\text{hb}} b : *^{\text{sc}}}{a \xrightarrow{\text{sc-order}} b}
 \qquad
 \frac{a : *^{\text{sc}}_x \xrightarrow{\text{sc-per-loc}} b : W_x^{\text{sc}}}{a \xrightarrow{\text{sc-order}} b}$$


$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


### Stage 3: global restrictions on SC-accesses

Order all SC-accesses while respecting:





$$\begin{array}{l}
 a := x_{\text{acq}}; \quad // 1 \\
 b := y_{\text{sc}}; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{\text{sc}} 1; \\
 y :=_{\text{sc}} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{\text{acq}}; \quad // 1 \\
 d := x_{\text{sc}}; \quad // 0
 \end{array}$$


program order  $\longrightarrow$   
 reads from  $\dashrightarrow$   
 happens-before  $\dashrightarrow$   
 sc-per-loc  $\longrightarrow$   
 sc-order  $\longrightarrow$



C/C++11: behavior disallowed

Stage 3: global restrictions on SC-accesses

Order all SC-accesses while respecting:


$$\frac{a : *^{\text{sc}} \xrightarrow{\text{hb}} b : *^{\text{sc}}}{a \xrightarrow{\text{sc-order}} b}
 \qquad
 \frac{a : *^{\text{sc}}_x \xrightarrow{\text{sc-per-loc}} b : W^{\text{sc}}_x}{a \xrightarrow{\text{sc-order}} b}$$

# What went wrong and how to fix it



C/C++11: behavior disallowed

# What went wrong and how to fix it




C/C++11: behavior disallowed


$$\frac{a : *^{sc} \xrightarrow{hb} b : *^{sc}}{a \xrightarrow{sc-order} b}$$

- ▶ There are **hb**-paths between SC-accesses without sync fence in between.

# What went wrong and how to fix it




C/C++11: behavior disallowed




$$\frac{a : *^{sc} \xrightarrow{hb} b : *^{sc}}{a \xrightarrow{sc-order} b}$$

- ▶ There are **hb**-paths between SC-accesses without sync fence in between.
- ▶ Both compilation schemes ensure a sync fence on **hb**-paths between SC-accesses **that start and end with "program order"**.

# What went wrong and how to fix it




C/C++11: behavior disallowed




- ▶ There are **hb**-paths between SC-accesses without sync fence in between.
- ▶ Both compilation schemes ensure a sync fence on **hb**-paths between SC-accesses **that start and end with "program order"**.

# What went wrong and how to fix it




C/C++11: behavior disallowed






- ▶ There are **hb**-paths between SC-accesses without sync fence in between.
- ▶ Both compilation schemes ensure a sync fence on **hb**-paths between SC-accesses that start and end with "program order".

# What went wrong and how to fix it




C/C++11: behavior disallowed






- ▶ There are **hb**-paths between SC-accesses without sync fence in between.
- ▶ Both compilation schemes ensure a sync fence on **hb**-paths between SC-accesses **that start and end with "program order"**.

# What went wrong and how to fix it



C/C++11: behavior disallowed

Fixed model: behavior allowed



- ▶ There are **hb**-paths between SC-accesses without sync fence in between.
- ▶ Both compilation schemes ensure a sync fence on **hb**-paths between SC-accesses that start and end with "program order".



# Results

The fixed model is **not too strong**:

- ▶ correctness of existing compilation schemes
  - ▶ Power/ARMv7 (Alglave et al. '14): leading/trailing sync
  - ▶ x86-TSO: mfence after-SC-writes/before-SC-reads
- ▶ soundness of compiler optimizations

The fixed model is **not too weak**:

- ▶ DRF theorem (without relaxed accesses)
- ▶ coincides with C11 when SC-accesses are to distinguished locations

## Store buffer

$$\begin{array}{l}
 x := 1; \\
 a := y; \quad // 0
 \end{array}
 \parallel
 \begin{array}{l}
 y := 1; \\
 b := x; \quad // 0
 \end{array}$$

How to guarantee only SC behaviors (i.e.,  $a = 1 \vee b = 1$ )?

$$\begin{array}{l}
 x :=_{sc} 1; \\
 a := y_{sc};
 \end{array}
 \parallel
 \begin{array}{l}
 y :=_{sc} 1; \\
 b := x_{sc};
 \end{array}
 \approx
 \begin{array}{l}
 x :=_{rlx} 1; \\
 \mathbf{fence}_{sc}; \\
 a := y_{rlx};
 \end{array}
 \parallel
 \begin{array}{l}
 y :=_{rlx} 1; \\
 \mathbf{fence}_{sc}; \\
 b := x_{rlx};
 \end{array}$$

## Semantics of SC-fences is too weak!

- ▶ SC-fences, even when placed between every two accesses, do not restore SC.

### Example

```
a := xrlx; // 1
fencesc;
b := yrlx; // 0
x :=rlx 1;
y :=rlx 1;
c := yrlx; // 1
fencesc;
d := xrlx; // 0
```

C/C++11: behavior allowed!

- ▶ Algorithm designers may have to unnecessarily strengthen access modes, leading to redundant hardware fences.
  - ▶ Chase-Lev concurrent deque [Lê et al. '13]: “unrecoverable overheads” in the interaction between atomic operations and memory barriers in C11.

# Stronger semantics for SC fences

## Global restrictions on SC-fences

Order all SC-fences while respecting:

$$\frac{a : F^{\text{sc}} \xrightarrow{\text{hb}} b : F^{\text{sc}}}{a \xrightarrow{\text{sc-order}} b} \qquad \frac{a : F^{\text{sc}} \xrightarrow{\text{hb}} *_{\text{x}} \xrightarrow{\text{sc-per-loc}} *_{\text{x}} \xrightarrow{\text{hb}} b : F^{\text{sc}}}{a \xrightarrow{\text{sc-order}} b}$$

- ▶ We prove the correctness of existing compilation schemes and compiler optimizations for the **strengthened model**.
- ▶ SC-fences between every two accesses suffice to restore SC (assuming no data races on non-atomics).

# Thin-air conservative solution

non-atomic  $\sqsubset$  relaxed  $\sqsubset$  release/acquire  $\sqsubset$  sc

## The out-of-thin-air problem

Relaxed accesses are overly weak:

- ▶ Values appear out-of-thin-air
- ▶ DRF is broken

### Load-buffering + data dependency

```
a := xrlx; // 1      ||      b := yrlx; // 1
y :=rlx a;           ||      x :=rlx b;
```

### Load-buffering + control dependency

```
a := xrlx; // 1      ||      b := yrlx; // 1
if (a = 1)             ||      if (b = 1)
  y :=rlx 1;          ||      x :=rlx 1;
```

# Thin-air conservative solution

non-atomic  $\sqsubset$  relaxed  $\sqsubset$  release/acquire  $\sqsubset$  sc

## The out-of-thin-air problem

Relaxed accesses are overly weak:

- ▶ Values appear out-of-thin-air
- ▶ DRF is broken

### Load-buffering + data dependency

```
a := xr1x; // 1      ||      b := yr1x; // 1
y :=r1x a;           ||      x :=r1x b;
```

### Load-buffering + control dependency

```
a := xr1x; // 1      ||      b := yr1x; // 1
if (a = 1)            ||      if (b = 1)
y :=r1x 1;           ||      x :=r1x 1;
```

## Conservative solution

[Boehm&Demsky '14]

- ▶ Require acyclicity of (program order  $\cup$  reads-from)
- ▶ More expensive compilation:
  1. (fake) control dependency after relaxed reads
  2. or: (lightweight) fence before relaxed writes

# Correctness of conservative solution

## Conservative solution

[Boehm&Demsky '14]

- ▶ Require acyclicity of (program order  $\cup$  reads-from)
- ▶ More expensive compilation:
  1. (fake) control dependency after relaxed reads
  2. or: (lightweight) fence before relaxed writes

We proved **correctness of compilation to Power/ARMv7** for scheme (1).

## Main challenge

- ▶ Hardware models allow (program order  $\cup$  reads-from) cycles (involving non-atomic reads in the source).
- ▶ We have to show that such cycles can be untangled to produce a racy consistent execution.

# Summary

We presented **RC11**, a repaired model for C/C++11 concurrency:

- ▶ weaker semantics for SC-accesses
- ▶ stronger semantics for SC-fences
- ▶ disallow (program order  $\cup$  reads-from) cycles

We proved:

- ▶ correctness of compilation schemes
- ▶ soundness of compiler optimizations
- ▶ programming guarantees (DRF, SC-fences can restore SC)

## Future Work

- ▶ Mechanize our proofs
- ▶ ARMv8



# Summary

We presented **RC11**, a repaired model for C/C++11 concurrency:

- ▶ weaker semantics for SC-accesses
- ▶ stronger semantics for SC-fences
- ▶ disallow (program order  $\cup$  reads-from) cycles

We proved:

- ▶ correctness of compilation schemes
- ▶ soundness of compiler optimizations
- ▶ programming guarantees (DRF, SC-fences can restore SC)

## Future Work

- ▶ Mechanize our proofs
- ▶ ARMv8

*Thank you!*

# Correctness of compilation to different hardware

	C/C++11	Batty <i>et al.</i> [POPL'16]	RC11	Strong RC11	Strongest
x86-TSO	✓	✓	✓	✗	✗
POWER	✗	✗	✓	✓	✗
ARMv7 (no isb)	✓	✓	✓	✓	✓
ARMv7 (with isb)	✗	✗	✓	✓	✗
ARMv8 POP	✗	✗	✓*	?	✗
ARMv8.2 (with STLR, LDAR)	✓*	✓*	✓*	✓*	✓*

$$\text{eco} \stackrel{\text{def}}{=} (\text{rf} \cup \text{mo} \cup \text{rb})^+$$

$$\text{pohbpo} \stackrel{\text{def}}{=} \text{po}|_{\neq 1\text{oc}}; \text{hb}; \text{po}|_{\neq 1\text{oc}}$$

$$\text{RC11} \stackrel{\text{def}}{=} \text{acyclic}(\left( [\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{hb}^? \right); \left( \text{po} \cup \text{pohbpo} \cup \text{rf} \cup \text{mo} \cup \text{rb} \right); \left( [\text{E}^{\text{sc}}] \cup \text{hb}^?; [\text{F}^{\text{sc}}] \right) \\ \cup [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{hb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}])$$

$$\text{Strong-RC11} \stackrel{\text{def}}{=} \text{acyclic}(\left( [\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{hb}^? \right); \left( \text{po} \cup \text{pohbpo} \cup \text{eco} \right); \left( [\text{E}^{\text{sc}}] \cup \text{hb}^?; [\text{F}^{\text{sc}}] \right) \\ \cup [\text{F}^{\text{sc}}]; \text{hb}^?; (\text{hb} \cup \text{eco}); \text{hb}^?; [\text{F}^{\text{sc}}])$$

$$\text{Strongest} \stackrel{\text{def}}{=} \text{acyclic}([\text{E}^{\text{sc}}] \cup [\text{F}^{\text{sc}}]; \text{hb}^?); (\text{hb} \cup \text{eco}); ([\text{E}^{\text{sc}}] \cup \text{hb}^?; [\text{F}^{\text{sc}}])$$

## Strengthening C11's declarative semantics for SC-fences

```
a := xrlx; // 1  
fencesc;  
b := yrlx; // 0
```

 $\parallel$ 

```
x :=rlx 1;
```

 $\parallel$ 



```
y :=rlx 1;
```

 $\parallel$ 


```
c := yrlx; // 1  
fencesc;  
d := xrlx; // 0
```

# Strengthening C11's declarative semantics for SC-fences

```
a := xrlx; // 1  
fencesc;  
b := yrlx; // 0  
|| x :=rlx 1;  
|| y :=rlx 1;  
|| fencesc;  
|| d := xrlx; // 0  
c := yrlx; // 1
```



# Strengthening C11's declarative semantics for SC-fences


$$\begin{array}{l}
 a := x_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} 1; \\
 y :=_{rlx} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; // 0
 \end{array}$$


## Global restrictions on SC-fences

Order all SC-fences while respecting:

$$\frac{a : F^{sc} \xrightarrow{hb} b : F^{sc}}{a \xrightarrow{sc-order} b}
 \qquad
 \frac{a : F^{sc} \xrightarrow{po} *x \xrightarrow{sc-per-loc} W_x \xrightarrow{po} b : F^{sc}}{a \xrightarrow{sc-order} b}$$


# Strengthening C11's declarative semantics for SC-fences

$$\begin{array}{l}
 a := x_{rlx}; \ // \ 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; \ // \ 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} \ 1; \\
 y :=_{rlx} \ 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; \ // \ 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; \ // \ 0
 \end{array}$$



C/C++11: behavior allowed!

## Global restrictions on SC-fences

Order all SC-fences while respecting:




# Strengthening C11's declarative semantics for SC-fences

$$\begin{array}{l}
 a := x_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} 1; \\
 y :=_{rlx} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; // 0
 \end{array}$$



C/C++11: behavior allowed!

## Global restrictions on SC-fences

Order all SC-fences while respecting:




# Strengthening C11's declarative semantics for SC-fences

$$\begin{array}{l}
 a := x_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} 1; \\
 y :=_{rlx} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; // 0
 \end{array}$$


C/C++11: behavior allowed!


## Global restrictions on SC-fences

Order all SC-fences while respecting:





# Strengthening C11's declarative semantics for SC-fences


$$\begin{array}{l}
 a := x_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} 1; \\
 y :=_{rlx} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; // 0
 \end{array}$$


C/C++11: behavior allowed!


Fixed model: behavior disallowed!

## Global restrictions on SC-fences

Order all SC-fences while respecting:



# Strengthening C11's declarative semantics for SC-fences

$$\begin{array}{l}
 a := x_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 b := y_{rlx}; // 0
 \end{array}
 \parallel
 \begin{array}{l}
 x :=_{rlx} 1; \\
 y :=_{rlx} 1;
 \end{array}
 \parallel
 \begin{array}{l}
 c := y_{rlx}; // 1 \\
 \text{fence}_{sc}; \\
 d := x_{rlx}; // 0
 \end{array}$$


C/C++11: behavior allowed!

Fixed model: behavior disallowed!

## Global restrictions on SC-fences

Order all SC-fences while respecting:

$$a : F^{sc} \xrightarrow{hb} b : F^{sc}$$

$$a \xrightarrow{sc\text{-order}} b$$

$$\begin{array}{c}
 \text{hb} \\
 \times \\
 a : F^{sc} \xrightarrow{\quad} *x \xrightarrow{sc\text{-per-loc}} *x \xrightarrow{\quad} b : F^{sc} \\
 \times \quad \times
 \end{array}$$

$$a \xrightarrow{sc\text{-order}} b$$