Bridging the Gap between Programming Languages and Hardware Weak Memory Models

ANTON PODKOPAEV, St. Petersburg University, JetBrains Research, Russia, and MPI-SWS, Germany
ORI LAHAV, Tel Aviv University, Israel
VIKTOR VAFEIADIS, MPI-SWS, Germany

We develop a new intermediate weak memory model, IMM, as a way of modularizing the proofs of correctness of compilation from concurrent programming languages with weak memory consistency semantics to mainstream multi-core architectures, such as POWER and ARM. We use IMM to prove the correctness of compilation from the promising semantics of Kang et al. to POWER (thereby correcting and improving their result) and ARMv7, as well as to the recently revised ARMv8 model. Our results are mechanized in Coq, and to the best of our knowledge, these are the first machine-verified compilation correctness results for models that are weaker than x86-TSO.

CCS Concepts:
• Theory of computation → Concurrency;
• Software and its engineering → Semantics; Compilers; Correctness;

Additional Key Words and Phrases: Weak memory consistency, IMM, promising semantics, C11 memory model

ACM Reference Format:

1 INTRODUCTION

To support platform-independent concurrent programming, languages like C/C++11 and Java9 provide several types of memory accesses and high-level fence commands. Compilers of these languages are required to map the high-level primitives to instructions of mainstream architectures: in particular, x86-TSO [Owens et al. 2009], ARMv7 and POWER [Alglave et al. 2014], and ARMv8 [Pulte et al. 2018]. In this paper, we focus on proving the correctness of such mappings. Correctness amounts to showing that for every source program $P$, the set of behaviors allowed by the target architecture for the mapped program $\langle P \rangle$ (the program obtained by pointwise mapping the instructions in $P$) is contained in the set of behaviors allowed by the language-level model for $P$. Establishing such claim is a major part of a compiler correctness proof, and it is required for demonstrating the implementability of concurrency semantics.\footnote{In the rest of this paper we refer to these mappings as “compilation”, leaving compiler optimizations out of our scope.}

Accordingly, it has been an active research topic. In the case of C/C++11, Batty et al. [2011] established the correctness of a mapping to x86-TSO, while Batty et al. [2012] addressed the

\begin{thebibliography}{9}
\end{thebibliography}
mapping to POWER and ARMv7. However, the correctness claims of Batty et al. [2012] were subsequently found to be incorrect [Lahav et al. 2017; Manerkar et al. 2016], as they mishandled the combination of sequentially consistent accesses with weaker accesses. Lahav et al. [2017] developed RC11, a repaired version of C/C++11, and established (by pen-and-paper proof) the correctness of the suggested compilation schemes to x86-TSO, POWER and ARMv7. Beyond (R)C11, however, there are a number of other proposed higher-level semantics, such as JMM [Manson et al. 2005], OCaml [Dolan et al. 2018], Promise [Kang et al. 2017], LLVM [Chakraborty and Vafeiadis 2017], Linux kernel memory model [Alglave et al. 2018], AE-justification [Jeffrey and Riely 2016], Bubbly [Pichon-Pharabod and Sewell 2016], and WeakestMO [Chakraborty and Vafeiadis 2019], for which only a handful of compilation correctness results have been developed.

As witnessed by a number of known incorrect claims and proofs, these correctness results may be very difficult to establish. The difficulty stems from the typical large gap between the high-level programming language concurrency features and semantics, and the architecture ones. In addition, since hardware models differ in their strength (e.g., which dependencies are preserved) and the primitives they support (barriers and atomic accesses), each hardware model may require a new challenging proof.

To address this problem, we propose to modularize the compilation correctness proof to go via an intermediate model, which we call IMM (for Intermediate Memory Model). IMM contains features akin to a language-level model (such as relaxed and release/acquire accesses as well as compare-and-swap primitives), but gives them a hardware-style declarative (a.k.a. axiomatic) semantics referring to explicit syntactic dependencies.\(^2\) IMM is very useful for structuring the compilation proofs and for enabling proof reuse: for \(N\) language semantics and \(M\) architectures, using IMM, we can reduce the number of required results from \(N \times M\) to \(N + M\), and moreover each of these \(N + M\) proofs is typically easier than a corresponding end-to-end proof because of a smaller semantic gap between IMM and another model than between a given language-level and hardware-level model. The formal definition of IMM contains a number of subtle points as it has to be weaker than existing hardware models, and yet strong enough to support compilation from language-level models. (We discuss these points in §3.)

As summarized in Fig. 1, besides introducing IMM and proving that it is a sound abstraction over a range of hardware memory models, we prove the correctness of compilation from fragments of C11 and RC11 without non-atomic and SC accesses (denoted by (R)C11\(^{+}\)) and from the language-level memory model of the “promising semantics” of Kang et al. [2017] to IMM.

The latter proof is the most challenging. The promising semantics is a recent prominent attempt to solve the infamous “out-of-thin-air” problem in programming language concurrency semantics [Batty et al. 2015; Boehm and Demsky 2014] without sacrificing performance. To allow efficient implementation on modern hardware platforms, the promising semantics allows threads to execute instructions out of order by having them “promise” (i.e., pre-execute) future stores. To avoid out-of-thin-air values, every step in the promising semantics is subject to a certification condition. Roughly speaking, this means that thread \(i\) may take a step to a state \(\sigma\), only if there exists a sequence of steps of thread \(i\) starting from \(\sigma\) to

---

\(^2\)Being defined on a per-execution basis, IMM is not suitable as language-level semantics (see [Batty et al. 2015]). Indeed, it disallows various compiler optimizations that remove syntactic dependencies.

---

a state $\sigma'$ in which $i$ indeed performed (fulfilled) all its pre-executed writes (promises). Thus, the validity of a certain trace in the promising semantics depends on existence of other traces.

In mapping the promising semantics to IMM, we therefore have the largest gap to bridge: a non-standard operational semantics on the one side versus a hardware-like declarative semantics on the other side. To relate the two semantics, we carefully construct a traversal strategy on IMM execution graphs, which gives us the order in which we can execute the promising semantics machine, keep satisfying its certification condition, and finally arrive at the same outcome.

The end-to-end result is the correctness of an efficient mapping from the promising semantics of Kang et al. [2017] to the main hardware architectures. While there are two prior compilation correctness results from promising semantics to POWER and ARMv8 [Kang et al. 2017; Podkopaev et al. 2017], neither result is adequate. The POWER result [Kang et al. 2017] considered a simplified (suboptimal) compilation scheme and, in fact, we found out that its proof is incorrect in its handling of SC fences (see §8 for more details). In addition, its proof strategy, which is based on program transformations account for weak behaviors [Lahav and Vafeiadis 2016], cannot be applied to ARM. The ARMv8 result [Podkopaev et al. 2017] handled only a small restricted subset of the concurrency features of the promising semantics and an operational hardware model (ARMv8-POP) that was later abandoned by ARM in favor of a rather different declarative model [Pulte et al. 2018].

By encompassing all features of the promising semantics, our proof uncovered a subtle correctness problem in the conjectured compilation scheme of its read-modify-write (RMW) operations to ARMv8 and to the closely related RISC-V model. We found out that exclusive load and store operations in ARMv8 and RISC-V are weaker than those of POWER and ARMv7, following their models by Alglave et al. [2014], so that the intended compilation of RMWs is broken (see Example 3.10). Thus, the mapping to ARMv8 that we proved correct places a weak barrier (specifically ARM’s “ld fence”) after every RMW.\footnote{Recall that RMWs are relatively rare. The performance cost of this fixed compilation scheme is beyond the scope of this paper, and so is the improvement of the promising semantics to recover the correctness of the barrier-free compilation.} To keep IMM as a sound abstraction of ARMv8 and allow reuse of IMM in a future improvement of the promising semantics, we equip IMM with two types of RMWs: usual ones that are compiled to ARMv8 without the extra barrier, and stronger ones that require the extra barrier. To establish the correctness of the mapping from the (existing) promising semantics to IMM, we require that RMW instructions of the promising semantics are mapped to IMM’s strong RMWs.

Finally, to ensure correctness of such subtle proofs, our results are all mechanized in Coq (\sim 33K LOC). To the best of our knowledge, this constitutes the first mechanized correctness of compilation result from a high-level programming language concurrency model to a model weaker than x86-TSO. We believe that the existence of Coq proof scripts relating the different models may facilitate the development and investigation of weak memory models in the future, as well as the possible modifications of IMM to accommodate new and revised hardware and/or programming languages concurrency semantics.

The rest of this paper is organized as follows. In §2 we present IMM’s program syntax and its mapping to execution graphs. In §3 we define IMM’s consistency predicate. In §4 we present the mapping of IMM to main hardware and establish its correctness. In §5 we present the mappings from C11 and RC11 to IMM and establish their correctness. Sections 6 and 7 concern the mapping of the promising semantics of Kang et al. [2017] to IMM. To assist the reader, we discuss first (§6) a restricted fragment (with only relaxed accesses), and later (§7) extend our results and proof outline to the full promising model. Finally, we discuss related work in §8 and conclude in §9.

Supplementary material for this paper, including the Coq development, is publicly available at http://plv.mpi-sws.org/imm/.
which partially order events IMM by the value of IMM is formulated over the language defined in Fig. 2 with C/C++11-like concurrency features.

2.1 Programming language

Expressions are constructed from registers (local variables) and integers, and represent values and locations. Instructions include assignments and conditional branching, as well as memory operations. Intuitively speaking, an assignment \( r := e \) assigns the value of \( e \) to register \( r \) (involving no memory access); if \( e \) \textit{goto} \( n \) jumps to line \( n \) of the program iff the value of \( e \) is not 0; the write \( [e]^{\text{w}} := e_2 \) stores the value of \( e_2 \) in the address given by \( e_1 \); the read \( r := [e]^{\text{r}} \) loads the value in address \( e \) to register \( r \); \( r := \text{FADD}^{\text{w}, \text{w}}(e_1, e_2) \) atomically increments the value in address \( e_1 \) by the value of \( e_2 \) and loads the old value to \( r \); \( r := \text{CAS}^{\text{w}, \text{w}}(e, e, e_2) \) atomically compares the value stored in address \( e \) to the value of \( e_2 \), and if the two values are the same, it replaces the value stored in \( e \) by the value of \( e_2 \); and fence instructions \( \text{fence}^{\text{w}} \) are used to place global barriers.

The memory operations are annotated with \textit{modes} that are ordered as follows:

\[
\subseteq \{ (\text{rlx, acq}), (\text{rlx, rel}), (\text{acq, acqrel}), (\text{rel, acqrel}), (\text{acqrel, sc}) \}^* 
\]
Whenever \( o_1 \subseteq o_2 \), we say that \( o_2 \) is stronger than \( o_1 \): it provides more consistency guarantees but is more costly to implement. RMWs include two modes—\( o_R \) for the read part and \( o_W \) for the write part—as well as a third (binary) mode \( o_{RMW} \) used to denote certain RMWs as stronger ones.

In turn, sequential programs are finite maps from \( \mathbb{N} \) to instructions, and (concurrent) programs are top-level parallel composition of sequential programs, defined as mappings from a finite set \( Tid \) of thread identifiers to sequential programs. In our examples, we write sequential programs as \( Tid \) reads stem from an RMW and are usually followed by a corresponding write. An exception is the normal ones. Finally, a fence label includes just a mode. This will be used to differentiate the strong RMWs from the normal ones. Recall that \( o_{RMW} \) for the RMW is more costly to implement. RMWs include two modes—\( o_R \) for the read part and \( o_W \) for the write part— as a flag marking certain writes as strong. This will be used to differentiate the strong RMWs from the normal ones. Finally, a fence label includes just a mode.

Remark 1. C/C++11 sequentially consistent (SC) accesses are not included in IMM. They can be simulated, nevertheless, using SC fences following the compilation scheme of C/C++11 (see [Lahav et al. 2017]). We note that SC accesses are also not supported by the promising semantics.

2.2 Execution graphs

Definition 2.1. An event, \( e \in \text{Event} \), takes one of the following forms:

- Non-initialization event: \( \langle i, n \rangle \) where \( i \in Tid \) is a thread identifier, and \( n \in \mathbb{Q} \) is a serial number inside each thread.
- Initialization event: \( \langle \text{Init} \; x \rangle \) where \( x \in \text{Loc} \) is the location being initialized.

We denote by \( \text{Init} \) the set of all initialization events. The functions \( \text{tid} \) and \( \text{sn} \) return the (non-initialization) event’s thread identifier and serial number.

Our representation of events induces a sequenced-before partial order on events given by:

\[
e_1 < e_2 \equiv (e_1 \in \text{Init} \land e_2 \notin \text{Init}) \lor (e_1 \notin \text{Init} \land e_2 \notin \text{Init} \land \text{tid}(e_1) = \text{tid}(e_2) \land \text{sn}(e_1) < \text{sn}(e_2))
\]

Initialization events precede all non-initialization events, while events of the same thread are ordered according to their serial numbers. We use rational numbers as serial numbers to be able to easily add an event between any two events.

Definition 2.2. A label, \( l \in \text{Lab} \), takes one of the following forms:

- Read label: \( R_{RMW}^{\text{HW}}(x, v) \) where \( x \in \text{Loc}, v \in \text{Val}, o_R \in \{r1x, acq\} \), and \( s \in \{\text{not-ex, ex}\} \).
- Write label: \( W_{RMW}^{\text{HW}}(x, v) \) where \( x \in \text{Loc}, v \in \text{Val}, o_W \in \{r1x, rel\} \), and \( o_{RMW} \in \{\text{normal, strong}\} \).
- Fence label: \( F_{\text{HW}}^{\text{HW}} \) where \( o_F \in \{\text{acq, rel, acqrel, sc}\} \).

Read labels include a location, a value, and a mode, as well as an “is exclusive” flag \( s \). Exclusive reads stem from an RMW and are usually followed by a corresponding write. An exception is the case of a “failing” CAS (when the read value is not the expected one), where the exclusive read is not followed by a corresponding write. Write labels include a location, a value, and a mode, as well as a flag marking certain writes as strong. This will be used to differentiate the strong RMWs from the normal ones. Finally, a fence label includes just a mode.

Definition 2.3. An execution \( G \) consists of:

(1) a finite set \( G.E \) of events. Using \( G.E \) and the partial order \( < \) on events, we derive the program order (a.k.a. sequenced-before) relation in \( G: G.po \triangleq [G.E]; <\;|\;[G.E] \). For \( i \in Tid \), we denote by \( G.E_i \) the set \( \{a \in G.E \mid \text{tid}(a) = i\} \), and by \( G.E_{\neq i} \) the set \( \{a \in G.E \mid \text{tid}(a) \neq i\} \).

(2) a labeling function \( G.\text{lab} : G.E \to \text{Lab} \). The labeling function naturally induces functions \( G.\text{mod}, G.\text{loc}, \) and \( G.\text{val} \) that return (when applicable) an event’s label mode, location, and value. We use \( G.R, G.W, G.F \) to denote the subsets of \( G.E \) of events labeled with the respective type. We use obvious notations to further restrict the different modifiers of the event (e.g., \( G.W(x) = \{w \in G.W \mid G.\text{loc}(w) = x\} \) and \( G.F^{\leq 0} = \{f \in G.F \mid G.\text{mod}(f) \subseteq o\}).\) We assume that \( G.\text{lab}(\langle \text{Init} \; x \rangle) = W_{\text{HW}}^{r1x}(x, 0) \) for every \( \langle \text{Init} \; x \rangle \in G.E \).
When \( sprog(pc) = \ldots \) we have the following constraints relating \( pc, pc', \Phi, \Phi', G, G', \Psi, \Psi', S, S' \):

\[
\begin{align*}
r := e & \quad r' := pc + 1 \land \Phi' = \Phi[r := \Phi(e)] \land G' = G \land \Psi' = \Psi[r := \Psi(e)] \land S' = S \\
\text{if } e \text{ goto } n & \quad (\Phi(e) \neq 0 \Rightarrow pc' = n) \land (\Phi(e) = 0 \Rightarrow pc' = pc + 1) \land \\
[e_1]^{s_2} & \quad G' = \text{add}_G(i, \text{w}^e_{\text{norm}}(\Phi(e_1), \Phi(e_2)), \emptyset, \Psi(e_2), \Psi(e_1), S, \emptyset) \land \\
r := [e]^{q_0} & \quad pc' = pc + 1 \land \Phi' = \Phi \land \Psi' = \Psi \land S' = S \\
r := \text{FADD}^o_{\text{opw}}(e_1, e_2) & \quad \exists v. G' = \text{add}_G(i, \text{w}^e_{\text{opw}}(\Phi(e_1), \Phi(e_2)), \emptyset, \Psi(e_2), \Psi(e_1), S, \emptyset) \land \\
r := \text{CAS}^o_{\text{opw}}(e, e_R, e_W) & \quad \exists v. \text{let } a_R, C_R = (i, \text{next}_G), \text{add}_G(i, \text{w}^e_{\text{opw}}(\Phi(e), \Phi(e_W)), \emptyset, \emptyset, \Psi(e_1), S, \emptyset) \in \\
\text{fence}^o & \quad G' = \text{add}_G(i, F^0, \emptyset, \emptyset, S, \emptyset) \land pc' = pc + 1 \land \Phi' = \Phi \land \Psi' = \Psi \land S' = S \\
\end{align*}
\]

Fig. 3. The relation \( \langle sprog, pc, \Phi, G, \Psi, S \rangle \rightarrow_i \langle sprog, pc', \Phi', G', \Psi', S' \rangle \) representing a step of thread \( i \).

(a) a relation \( G.\text{rmw} \subseteq \bigcup_{x \in \text{Loc}} [G.R_{\text{ex}}(x)] G.\text{po}_{\text{imm}} \cap [G.W(x)], \) called \text{RMW pairs}. We require that \( G.\text{w}_{\text{strong}} \subseteq \text{codom}(G.\text{rmw}) \).

(b) a relation \( G.\text{data} \subseteq [G.R] G.\text{po} \cap [G.W] \), called \text{data dependency}.

(c) a relation \( G.\text{addr} \subseteq [G.R]; G.\text{po} \cap [G.R \cup G.W] \), called \text{address dependency}.

(d) a relation \( G.\text{ctrl} \subseteq [G.R]; G.\text{po} \), called \text{control dependency}, that is forwards-closed under the program order: \( G.\text{ctrl}; G.\text{po} \subseteq G.\text{ctrl} \).

(e) a relation \( G.\text{casdep} \subseteq [G.R]; G.\text{po} \cap [G.R_{\text{eq}}] \), called \text{CAS dependency}.

(f) a relation \( G.\text{rf} \subseteq \bigcup_{x \in \text{Loc}} G.W(x) \times G.R_{\text{ex}}(x) \), called \text{reads-from}, and satisfying: \( G.\text{val}(w) = G.\text{val}(r) \) for every \( \langle w, r \rangle \in G.\text{rf} \); and \( w_1 = w_2 \) whenever \( \langle w_1, r \rangle, \langle w_2, r \rangle \in G.\text{rf} \) (that is, \( G.\text{rf}^{-1} \) is functional).

(g) a strict partial order \( G.\text{co} \subseteq \bigcup_{x \in \text{Loc}} G.W(x) \times G.W(x) \), called \text{coherence order} (a.k.a. \text{modification order}).

### 2.3 Mapping programs to executions

Sequential programs are mapped to execution graphs by means of an operational semantics. Its states have the form \( \sigma = \langle sprog, pc, \Phi, G, \Psi, S \rangle \), where \( sprog \) is the thread’s sequential program; \( pc \in \mathbb{N} \) points to the next instruction in \( sprog \) to be executed; \( \Phi : \text{Reg} \rightarrow \text{Val} \) maps register names to the values they store (extended to expressions in the obvious way); \( G \) is an execution graph (denoted by \( \sigma.G \)); \( \Psi : \text{Reg} \rightarrow \mathcal{P}(G.R) \) maps each register name to the set of events that were used to compute the register’s value; and \( S \subseteq G.R \) maintains the set of events having a control dependency to the current program point. The \( \Psi \) and \( S \) components are used to calculate the dependency edges in \( G. \) \( \Psi \) is extended to expressions in the obvious way (e.g., \( \Psi(n) \triangleq 0 \) and \( \Psi(e_1 + e_2) \triangleq \Psi(e_1) \cup \Psi(e_2) \)). Note that the executions graphs produced by this semantics represent traces of one thread, and as such, they are quite degenerate: \( G.\text{po} \) totally orders \( G.E \) and \( G.\text{rf} = G.\text{co} = 0 \).

The \text{initial state} is \( \sigma_0(sprog) \triangleq (sprog, 0, 0, 0, G_0, 0, 0) \) (\( G_0 \) denotes the empty execution), \text{terminal states} are those in which \( pc \notin \text{dom}(sprog) \), and the transition relation is given in Fig. 3. It uses the notations next\(_G \) to obtain the next serial number in a thread execution graph \( G(\text{next}_G \triangleq |G.E|) \) and \text{add}_G to append an event with thread identifier \( i \) and label \( l \) to \( G \):
casdep

pro

we require (1) coherence, (2) atomicity of RMWs, and (3) global ordering, which are formulated in write event or not, depending on the value read from the rest of this section, with the help of several derived relations on events.

In this section, we introduce the consistency predicate of IMM allowed outcomes.

The CAS instruction may produce a affect the success of a CAS instruction. As an example, consider the following program.

Besides the explicit calculation of dependencies, the operational semantics is standard.

Example 2.5. The only novel ingredient is the CAS dependency relation, which tracks reads that affect the success of a CAS instruction. As an example, consider the following program.

The CAS instruction may produce a write event or not, depending on the value read from the and the value of register a, which is assigned at the read instruction from x. The casdep edge reflects the latter dependency in both representative execution graphs. The mapping of IMM’s CAS instructions to POWER and ARM ensures that the casdep on the source execution graph implies a control dependency to all po-later events in the target graph (see §4).

Next, we define program executions.

Definition 2.6. For an execution graph G and i ∈ Tid, G|i denotes the execution graph given by:

\[ G|_i.E = G.E_i \]
\[ G|_i.lab = G.lab|_{G.E_i} \]
\[ G|_i.rmw = [G.E_i]; G.rmw; [G.E_i] \]
\[ G|_i.data = [G.E_i]; G.data; [G.E_i] \]
\[ G|_i.addr = [G.E_i]; G.addr; [G.E_i] \]
\[ G|_i.ctrl = [G.E_i]; G.ctrl; [G.E_i] \]
\[ G|_i.casdep = [G.E_i]; G.casdep; [G.E_i] \]
\[ G|_i.rf = G|_i.co = 0 \]

Definition 2.7 (Program executions). An execution graph G is a (full) execution graph of a program prog if for every i ∈ Tid, there exists a (terminal) state \( \sigma \) such that \( \sigma.G = G|_i \) and \( \sigma_0(prog(i)) \rightarrow^\ast \sigma \).

Now, given the IMM-consistency predicate presented in the next section, we define the set of allowed outcomes.

Definition 2.8. G is initialized if \( \text{init(x)} \) ∈ G.E for every x ∈ G.loc[G.E].

Definition 2.9. A function O : Loc → Val is:

• an outcome of an execution graph G if for every x ∈ Loc, either \( O(x) = G.val(w) \) for some G-maximal event w ∈ G.W(x), or \( O(x) = 0 \) and G.W(x) = \( \emptyset \).

• an outcome of a program prog under IMM if O is an outcome of some IMM-consistent initialized full execution graph of prog.

3 IMM: THE INTERMEDIATE MODEL

In this section, we introduce the consistency predicate of IMM. The first (standard) conditions require that every read reads from some write (codom(G.rf) = G.R), and that the coherence order totally orders the writes to each location (G.co totally orders G.W(x) for every x ∈ Loc). In addition, we require (1) coherence, (2) atomicity of RMWs, and (3) global ordering, which are formulated in the rest of this section, with the help of several derived relations on events.
The rest of this section is described in the context of a given execution graph $G$, and the ‘$\mathcal{G}$’ prefix is omitted. In addition, we employ the following notational conventions: for every relation $x \subseteq E \times E$, we denote by $xe$ its thread external restriction ($xe \triangleq x \setminus po$), while $xi$ denotes its thread internal restriction ($xi \triangleq x \cap po$). We denote by $x_{1:loc}$ its restriction to accesses to the same location ($x_{1:loc} \triangleq \bigcup_{x \in Loc}[R(x) \cup W(x)] ; x ; [R(x) \cup W(x)]$).

### 3.1 Coherence

**Coherence** is a basic property of memory models that implies that programs with only one shared location behave as if they were running under sequential consistency. Hardware memory models typically enforce coherence by requiring that $po|_{loc} \cup rf \cup co \cup rf^{-1};co$ is acyclic (a.k.a. SC-per-location). Language models, however, strengthen the coherence requirement by replacing $po$ with a “happens before” relation $hb$ that includes $po$ as well as inter-thread synchronization. Since IMM’s purpose is to verify the implementability of language-level models, we take its coherence axiom to be close to those of language-level models. Following [Lahav et al. 2017], we therefore define the following relations:

$$rs \triangleq [W] ; po|_{loc} \cup [W] \cup [W] ; (po)^{2}_{loc} ; rf ; rmw)^{*} \quad (release\ sequence)$$

$$release \triangleq ([W^{rel}] \cup [F^{\exists rel}] ; po) ; rs \quad (release\ prefix)$$

$$sw \triangleq release ; (rfi \cup po|_{loc}^{2} ; rfe) ; ([R^{acq}] \cup po ; [F^{\exists acq}]) \quad (synchronizes\ with)$$

$$hb \triangleq (po \cup sw)^{+} \quad (happens\-before)$$

$$fr \triangleq rf^{-1};co \quad (from\-read/read\-before)$$

$$eco \triangleq rf \cup co ; rf^{3} \cup fr ; rf^{3} \quad (extended\ coherence\ order)$$

We say that $G$ is coherent if $hb ; eco^{2}$ is irreflexive, or equivalently $hb|_{loc} \cup rf \cup co \cup fr$ is acyclic.

**Example 3.1 (Message passing).** Coherence disallows the weak behavior of the MP litmus test:

\[
\begin{array}{c|c|c}
[x]^{rlx}_{1} \coloneqq \{ a \coloneqq [y]^{acq}_{1} \# 1 \} & \rightarrow_{W^{rlx}}(x,1) \downarrow \rightarrow_{W^{rlx}}(y,1),1) & \rightarrow_{R^{acq}_{not-ex}}(y,1) \\
[y]^{rel}_{1} \coloneqq \{ b \coloneqq [x]^{rlx}_{1} \# 0 \} & \rightarrow_{W^{rel}}(y,1) & \rightarrow_{R^{rlx}_{not-ex}}(x,0) \\
\end{array}
\]

To the right, we present the execution yielding the annotated weak outcome. The $rf$-edges and the induced $fr$-edge are determined by the annotated outcome. The displayed execution is inconsistent because the $fr$-edge between the release write and the acquire read constitutes an $sw$-edge, and hence there is an $hb ; fr$ cycle.

**Remark 2.** Adept readers may notice that our definition of $sw$ is stronger (namely, our $sw$ is larger) than the one of RC11 [Lahav et al. 2017], which (following the fixes of Vafeiadis et al. [2015] to C/C++11’s original definition) employs the following definitions:

$$rs_{RC11} \triangleq [W] ; po|_{loc}^{2} ; (rf ; rmw)^{*} \quad release_{RC11} \triangleq ([W^{rel}] \cup [F^{\exists rel}] ; po) ; rs_{RC11}$$

$$sw_{RC11} \triangleq release ; rf ; ([R^{acq}] \cup po ; [F^{\exists acq}]) \quad hb_{RC11} \triangleq (po \cup sw_{RC11})^{+}$$

The reason for this discrepancy is our aim to allow the splitting of release writes and RMWs into release fences followed by relaxed operations. Indeed, as explained in §4.1, the soundness

---

4 We use program comments notation to refer to the read values in the behavior we discuss. These can be formally expressed as program outcomes (Def. 2.9) by storing the read values in distinguished memory locations. In addition, for conciseness, we do not show the implicit initialization events and the $rf$ and $co$ edges from them, and include the $o_{Dom}$ subscript only for writes in $codom(G,rmw)$ (recall that $G.w_{strong} \subseteq codom(G,rmw)$).
of this transformation allows us to simplify our proofs. In RC11 [Lahav et al. 2017], as well as in C/C++11 [Batty et al. 2011], this rather intuitive transformation, as we found out, is actually unsound. To see this consider the following example:

\[
\begin{align*}
[y]^{rlx} &:= 1 & a := \text{FADD}^{acq,rel}(x, 1) & / / 1 \\
[x]^{rel} &:= 1 & [x]^{rlx} &:= 3 \\
b &:= [x]^{acq} & / / 3 \\
c &:= [y]^{rlx} & / / 0
\end{align*}
\]

(RC11 disallows the annotated behavior, due in particular to the release sequence formed from the release exclusive write to \(x\) in the second thread to its subsequent relaxed write. However, if we split the increment to \(\text{fence}^{rel}\); \(a := \text{FADD}^{acq,rlx}(x, 1)\) (which intuitively may seem stronger), the release sequence will no longer exist, and the annotated behavior will be allowed. IMM overcomes this problem by strengthening \(sw\) in a way that ensures a synchronization edge for the transformed program as well. In §4.1, we establish the soundness of this splitting transformation in general. In addition, note that, as we show in §4, existing hardware support IMM’s stronger synchronization without strengthening the intended compilation schemes. On the other hand, in our proof concerning the promising semantics in §7, it is more convenient to use RC11’s definition of \(sw\), which results in a (provably) stronger (namely, allowing less behaviors) model that still accounts for all the behaviors of the promising semantics.\(^5\)

### 3.2 RMW Atomicity

**Atomicity of RMWs** simply states that the load of a successful RMW reads from the immediate co-preceding write before the RMW’s store. Formally, \(rmw \cap (fre; coe) = \emptyset\), which says that there is no other write ordered between the load and the store of an RMW.

**Example 3.2 (Violation of RMW atomicity).** The following behavior violates the fetch-and-add atomicity and is disallowed by all known weak memory models.

\[
\begin{align*}
a := \text{FADD}^{rlx,rlx}_{\text{normal}}(x, 1) &/ / 0 \\
[x]^{rlx} &:= 2 \\
b := [x]^{rlx} &/ / 1 \\
R_{rel}^{rlx}(x, 0) &\quad \text{fre} \\
R_{acq}^{rlx}(x, 0) &\quad \text{coe} \\
W_{rel}^{rlx}(x, 1) &\quad \text{rf} \\
\end{align*}
\]

To the right, we present an inconsistent execution corresponding to the outcome omitting the initialization event for conciseness. The \(rf\) edges and the induced \(fre\) edge are forced by the annotated outcome, while the \(coe\) edge is forced because of coherence: \(i.e.,\) ordering the writes in the reverse order yields a coherence violation. The atomicity violation is thus evident. □

### 3.3 Global Ordering Constraint

The third condition—the **global ordering** constraint—is the most complicated and is used to rule out out-of-thin-air behaviors. We will incrementally define a relation \(ar\) that we require to be acyclic.

First of all, \(ar\) includes the external reads-from relation, \(rfe\), and the ordering guarantees induced by memory fences and release/acquire accesses. Specifically, release writes enforce an ordering to any previous event of the same thread, acquire reads enforce the ordering to subsequent events of the same thread, while fences are ordered with respect to both prior and subsequent events. As a final condition, release writes are ordered before any subsequent writes to the same location: this is needed for maintaining release sequences.

\[
bob \triangleq po ; [W^{rel}] \cup [R^{acq}] ; po \cup po ; [F] \cup [F] ; po \cup [W^{rel}] ; po|_{loc} ; [W] \quad (\text{barrier order})
\]

\(^5\)The C++ committee is currently revising the release sequence definition aiming to simplify it and relate it to its actual uses. The analysis here may provide further input to that discussion.
Release/acquire accesses and fences in IMM play a double role: they induce synchronization similar to RC11 as discussed in §3.1 and also enforce intra-thread instruction ordering as in hardware models. The latter role ensures the absence of ‘load buffering’ behaviors in the following examples.

**Example 3.3 (Load buffering with release writes).** Consider the following program, whose annotated outcome is disallowed by ARM, POWER, and the promising semantics.\(^6\)

\[
\begin{align*}
    a &:= [x]^{rlx} /\ // 1 & b &:= [y]^{rlx} /\ // 1 \\
    [y]^{rel} &:= 1 & [x]^{rel} &:= 1 \\
    R^{rlx}_{not-ex}(x, 1) &\downarrow_{bob} & R^{rlx}_{not-ex}(y, 1) &\downarrow_{bob} \\
    W^{rel}(y, 1) &\downarrow_{bob} & W^{rel}(x, 1) &\downarrow_{bob}
\end{align*}
\]

IMM disallows the outcome because of the \(\text{bob} \cup \text{rfe}\) cycle. \(\Box\)

**Example 3.4 (Load buffering with acquire reads).** Consider a variant of the previous program with acquire loads and relaxed stores:

\[
\begin{align*}
    a &:= [x]^{acq} /\ // 1 & b &:= [y]^{acq} /\ // 1 \\
    [y]^{rlx} &:= 1 & [x]^{rlx} &:= 1 \\
    R^{acq}_{not-ex}(x, 1) &\downarrow_{bob} & R^{acq}_{not-ex}(y, 1) &\downarrow_{bob} \\
    W^{rlx}(y, 1) &\downarrow_{bob} & W^{rlx}(x, 1) &\downarrow_{bob}
\end{align*}
\]

IMM again declares the presented execution as inconsistent following both ARM and POWER, which forbid the annotated outcome. The promising semantics, in contrast, allows this outcome to support a higher-level optimization (namely, elimination of redundant acquire reads). \(\Box\)

Besides orderings due to fences, hardware preserves certain orderings due to syntactic code dependencies. Specifically, whenever a write depends on some earlier read by a chain of syntactic dependencies or internal reads-from edges (which are essentially dependencies through memory), then the hardware cannot execute the write until it has finished executing the read, and so the ordering between them is preserved. We call such preserved dependency sequences the *preserved program order* (ppo) and include it in \(\text{ar}\). In contrast, dependencies between read events are not always preserved, and so we do not incorporate them in the \(\text{ar}\) relation.

\[
\begin{align*}
    \text{deps} &\triangleq \text{data} \cup \text{ctrl} \cup \text{addr}; \text{po}^7 \cup \text{casdep} \cup [R_{ex}]; \text{po} & \quad \text{(syntactic dependencies)} \\
    \text{ppo} &\triangleq [R]; (\text{deps} \cup \text{rfe})^+ ; [W] & \quad \text{(preserved program order)} \\
    \text{ar} &\triangleq \text{rfe} \cup \text{bob} \cup \text{ppo} \cup ...
\end{align*}
\]

The extended constraint rules out the weak behaviors of variants of the load buffering example that use syntactic dependencies to enforce an ordering.

**Example 3.5 (Load buffering with an address dependency).** Consider a variant of the previous program with an address-dependent read instruction in the middle of the first thread:

\[
\begin{align*}
    a &:= [x]^{rlx} /\ // 1 & b &:= [y + a]^{rlx} /\ // 1 \\
    [y]^{rlx} &:= 1 & [x]^{rel} &:= 1 \\
    R^{rlx}_{not-ex}(x, 1) &\downarrow_{bob} & R^{rlx}_{not-ex}(y, 1) &\downarrow_{bob} \\
    W^{rlx}(y, 1) &\downarrow_{bob} & W^{rlx}(x, 1) &\downarrow_{bob}
\end{align*}
\]

The displayed execution is IMM-inconsistent because of the \(\text{addr};\text{po};\text{rfe};\text{bob};\text{rfe}\) cycle. Hardware implementations cannot produce the annotated behavior because the write to \(y\) cannot be issued

---

\(^6\)In this and other examples, when saying whether a behavior of a program is allowed by ARM/POWER, we implicitly mean the intended mapping of the program’s primitive accesses to ARM/POWER. See §4 for details.
Bridging the Gap between Programming Languages and Hardware Weak Memory Models 69:11

until it has been determined that its address does not alias with $y + a$, which cannot be determined until the value of $x$ has been read.

Similar to syntactic dependencies, $rfi$ edges are guaranteed to be preserved only on dependency paths from a read to a write, not otherwise.

Example 3.6 ($rfi$ is not always preserved). Consider the following program, whose annotated outcome is allowed by ARMv8.

$$
\begin{align*}
  a &:= [x]^{rlx} \ #1 & c &:= [z]^{rlx} \ #1 \\
  e_1: [y]^{rel} &:= 1 & \text{bob} &\Rightarrow R_{not-ex}^{rlx}(x, 1) \\
  e_2: b &:= [y]^{rlx} \ #1 & rfe &\Rightarrow W^{rlx}(y, 1) \\
  z^{rlx} &:= b & \text{rfi} &\Rightarrow R_{not-ex}^{rlx}(y, 1) \\

\end{align*}
$$

To the right, we show the corresponding execution (the $rfi$ edges are forced because of the outcome). Had we included $rfi$ unconditionally as part of $ar$, we would have disallowed the behavior, because it would have introduced an $ar$ edge between events $e_1$ and $e_2$, and therefore an $ar$ cycle.

Note that we do not include $rfi$ in $ppo$ since it is not preserved in ARMv7 [Alglave et al. 2014] (unlike in x86-TSO, POWER, and ARMv8). Thus, as ARMv7 (as well as the Flowing and POP models of ARM in [Flur et al. 2016]), IMM allows the weak behavior from [Lahav and Vafeiadis 2016, §6].

Next, we include $detour \triangleq (\text{coe} \cup rfe) \cap \text{ppo}$ in $ar$. It captures the case when a read $r$ does not read from an earlier write $w$ to the same location but from a write $w'$ of a different thread. In this case, both ARM and POWER enforce an ordering between $w$ and $r$. Since the promising semantics also enforces such orderings (due to the certification requirement in every future memory, see §7), IMM also enforces the ordering by including $detour$ in $ar$.

Example 3.7 (Enforcing $detour$). The annotated behavior of the following program is disallowed by POWER, ARM, and the promising semantics, and so it must be disallowed by IMM.

$$
\begin{align*}
  [x]^{rlx} &:= 1 & a &:= [z]^{rlx} \ #1 & c &:= [y]^{rlx} \ #1 \\
  [x]^{rlx} &:= a - 1 & b &:= [x]^{rlx} \ #1 & [z]^{rlx} &:= c \\
  y^{rlx} &:= b &

\end{align*}
$$

If we were to exclude $detour$ from the acyclicity condition, the execution of the program shown above to the right would have been allowed by IMM.

We move on to a constraint about SC fences. Besides constraining the ordering of events from the same thread, SC fences induce inter-thread orderings whenever there is a coherence path between them. Following the RC11 model [Lahav et al. 2017], we call this relation $psc$ and include it in $ar$.

$$
\begin{align*}
  psc &\triangleq [^{sc}] \cup \text{hb} \cup \text{eco} \cup \text{hb} \cup [^{sc}] & (\text{partial SC fence order}) \\
  ar &\triangleq rfe \cup \text{bob} \cup \text{ppo} \cup \text{detour} \cup \text{psc} \cup ...
\end{align*}
$$

Example 3.8 (Independent reads of independent writes). Similar to POWER, IMM is not “multi-copy atomic” [Maranget et al. 2012] (or “memory atomic” [Zhang et al. 2018]). In particular, it allows
the weak behavior of the IRIW litmus test even with release-acquire accesses. To forbid the weak behavior, one has to use SC fences:

\[
\begin{align*}
  a &:= [x]^{acq} \quad 1 \\
  \text{fence}^{acq} & b := [y]^{acq} \quad 0 \\
  \text{fence}^{acq} & c := [x]^{acq} \\
  d &:= [x]^{acq} \quad 0
\end{align*}
\]

The execution corresponding to the weak outcome is shown to the right. For soundness w.r.t. the promising semantics, IMM declares this execution to be inconsistent (which is also natural since it has an SC fence between every two instructions). It does so due to the psc cycle: each fence reaches the other by a \( po \); fr; rf; po \subseteq psc \) path. When the SC fences are omitted, since POWER allows the weak outcome, IMM allows it as well.

**Example 3.9.** To illustrate why we make psc part of ar, rather than a separate acyclicity condition (as in RC11), consider the following program, whose annotated outcome is forbidden by the promising semantics.

\[
\begin{align*}
  a &:= [y]^{rlx} \quad 1 \\
  \text{fence}^{rlx} & b := [z]^{rlx} \quad 0 \\
  \text{fence}^{rlx} & c := [x]^{rlx} \quad 1 \\
  d &:= [x]^{rlx} \quad 1 \\
  \text{if} \ d \neq 0 \text{ goto } L \\
  [y]^{rlx} &:= 1 \\
  L: &
\end{align*}
\]

The execution corresponding to that outcome is shown to the right. For soundness w.r.t. the promising semantics, IMM declares this execution inconsistent, due to the ar cycle.

The final case we add to ar is to support the questionable semantics of RMWs in the promising semantics. The promising semantics requires the ordering between the store of a release RMW and subsequent stores to be preserved, something that is not generally guaranteed by ARMv8. For this reason, to be able to compile the promising semantics to IMM, and still keep IMM as a sound abstraction of ARMv8, we include the additional “RMW mode” in RMW instructions, which propagates to their induced write events. Then, we include \([W]^{strong} : po ; [W] \) in ar, yielding the following (final) definition:

\[
ar \triangleq \text{rfe} \cup \text{bob} \cup \text{ppo} \cup \text{detour} \cup \text{psc} \cup \text{detour} \cup \text{po} ; [W]
\]

**Example 3.10.** The following example demonstrates the problem in the intended mapping of the promising semantics to ARMv8.

\[
\begin{align*}
  a &:= [y]^{rlx} \quad 1 \\
  [z]^{rlx} &:= a \\
  b &:= [z]^{rlx} \quad 1 \\
  c &:= \text{FADD}^{rlx, rel}(x, 1) \quad 0 \\
  [y]^{rlx} &:= c + 1
\end{align*}
\]

The promising semantics disallows the annotated behavior (it requires a promise of \( y = 1 \), but this promise cannot be certified for a future memory that will not allow the atomic increment from 0—see §7.1 and Example 7.6). It is disallowed by IMM due to the ar cycle (from the read of y):
Thus, our mapping of IMM repeatedly uses POWER’s load-reserve/store-conditional instructions until the store-conditional fences; and SC fences are mapped to full fences. The compilation of RMWs requires a loop which compiler dependent instruction fence; release writes are mapped to plain writes preceded by a lightweight fence; acquire/release/acquire-release fences are mapped to POWER’s lightweight fences; and SC fences are mapped to full fences. The compilation of RMWs requires a loop which repeatedly uses POWER’s load-reserve/store-conditional instructions until the store-conditional fences.

4.1 From IMM to POWER

In this section, we provide mappings from IMM to the main hardware architectures and establish their soundness. That is, if some behavior is allowed by a target architecture on a target program, then it is also allowed by IMM on the source of that program. Since the models of hardware we consider are declarative, we formulate the soundness results on the level of execution graphs, keeping the connection to programs only implicit. Indeed, a mapping of IMM instructions to real architecture instructions naturally induces a mapping of IMM execution graphs to target architecture execution graphs. Then, it suffices to establish that the consistency of a target execution graph (as defined by the target memory model) entails the IMM-consistency of its source execution graph. This is a common approach for studying declarative models, (see, e.g., [Vafeiadis et al. 2015]), and allows us to avoid orthogonal details of the target architectures’ instruction sets.

Next, we study the mapping to POWER (§4.1) and ARMv8 (§4.2). We note that IMM can be straightforwardly shown to be weaker than x86-TSO, and thus the identity mapping (up to different syntax) is a correct compilation scheme from IMM to x86-TSO. The mapping to ARMv7 is closely related to POWER, and it is discussed in §4.1 as well. RISC-V [RISC-V 2018; RISCV in herd 2018] is stronger than ARMv8 and therefore soundness of mapping to it from IMM follows from the corresponding ARMv8 result.

3.4 Consistency

Putting everything together, IMM-consistency is defined as follows.

**Definition 3.11.** G is called IMM-consistent if the following hold:

- codom(G._rf_) = G.R. \hspace{1cm} (rf-completeness)
- For every location x ∈ Loc, G.co totally orders G.W(x). \hspace{1cm} (co-totality)
- G.hb ; G.eco is irreflexive. \hspace{1cm} (coherence)
- G.rmwh ∩ (G._fre_ ; G.coe) = ∅. \hspace{1cm} (atomicity)
- G.ar is acyclic. \hspace{1cm} (no-thin-air)

4 FROM IMM TO HARDWARE MODELS

In this section, we provide mappings from IMM to the main hardware architectures and establish their soundness. This is, if some behavior is allowed by a target architecture on a target program, then it is also allowed by IMM on the source of that program. Since the models of hardware we consider are declarative, we formulate the soundness results on the level of execution graphs, keeping the connection to programs only implicit. Indeed, a mapping of IMM instructions to real architecture instructions naturally induces a mapping of IMM execution graphs to target architecture execution graphs. Then, it suffices to establish that the consistency of a target execution graph (as defined by the target memory model) entails the IMM-consistency of its source execution graph. This is a common approach for studying declarative models, (see, e.g., [Vafeiadis et al. 2015]), and allows us to avoid orthogonal details of the target architectures’ instruction sets.

Next, we study the mapping to POWER (§4.1) and ARMv8 (§4.2). We note that IMM can be straightforwardly shown to be weaker than x86-TSO, and thus the identity mapping (up to different syntax) is a correct compilation scheme from IMM to x86-TSO. The mapping to ARMv7 is closely related to POWER, and it is discussed in §4.1 as well. RISC-V [RISC-V 2018; RISCV in herd 2018] is stronger than ARMv8 and therefore soundness of mapping to it from IMM follows from the corresponding ARMv8 result.
succeeds. RMWs are accompanied with barriers for acquire/release modes as reads and writes. CAS instructions proceed to the conditional write only after checking that the loaded value meets the required condition. Note that IMM’s strong RMWs are compiled to POWER as normal RMWs.

To simplify our correctness proof, we take advantage of the fact that release writes and release RMWs are compiled down as their relaxed counterparts with a preceding fence. Thus, we consider the compilation as if it happens in two steps: first, release writes and RMWs are split to release fences and their relaxed counterparts; and then, the mapping of Fig. 4 is applied (for a program without release writes and release RMWs). Accordingly, we establish (i) the soundness of the split of release accesses; and (ii) the correctness of the mapping in the absence of release accesses.\(^7\) The first obligation is solely on the side of IMM, and is formally presented next.

**Theorem 4.1.** Let \(G\) be an IMM execution graph such that \(G,po; [G,we^1] \subseteq G,po\); \(G,po \cup G,rmw\). Let \(G’\) be the IMM execution graph obtained from \(G\) by weakening the access modes of release write events to a relaxed mode. Then, IMM-consistency of \(G’\) implies IMM-consistency of \(G\).

Next, we establish the correctness of the mapping (in the absence of release writes) with respect to the model of the POWER architecture of Alglave et al. [2014], which we denote by POWER. As IMM, the POWER model is declarative, defining allowed outcomes via consistent execution graphs. Its labels are similar to IMM’s labels (Def. 2.2) with the following exceptions:

- Read/write labels have the form \(R(x,v)\) and \(W(x,v)\): they do not include additional modes.
- There are three fence labels (listed here in increasing strength order): an “instruction fence” \((F^{isync})\), a “lightweight fence” \((F^{lwsync})\), and a “full fence” \((F^{sync})\).

In turn, POWER execution graphs are defined as those of IMM (cf. Def. 2.3), except for the CAS dependency, \(casdep\), which is not present in POWER executions. The next definition presents the correspondence between IMM execution graphs and their mapped POWER ones following the compilation scheme in Fig. 4.

**Definition 4.2.** Let \(G\) be an IMM execution graph with whole serial numbers \((sn[G,E] \subseteq \mathbb{N})\), such that \(G,we^1 = \emptyset\). A POWER execution graph \(G_p\) corresponds to \(G\) if the following hold:

- \(G_p,E = G,E \cup \{(i,n+0.5) | (i,n) \in (G,R^{acq} \setminus dom(G,rmw)) \cup codom(G,R^{acq}; G,rmw)\}\) (new events are added after acquire reads and acquire RMW pairs)
- \(G_p,lab = \{e \mapsto (G_p,lab(e)) | e \in G,E \} \cup \{e \mapsto F^{isync} | e \in G_p,E \setminus G,E\}\) where:
  
  \[
  \begin{align*}
  (R^{sn}_{\text{new}}(x,v)) & \triangleq R(x,v) \\
  (F^{acq}) & \triangleq (F^{rel}) = (F^{acq,rel}) \triangleq F^{lwsync} \\
  (W^{\text{new}}_{\text{new}}(x,v)) & \triangleq W(x,v) \\
  (F^{sc}) & \triangleq F^{sync}
  \end{align*}
  \]

- \(G,rmw = G_p,rmw, G,\text{data} = G_p,\text{data}, \text{and } G,\text{addr} = G_p,\text{addr}\) (the compilation does not change RMW pairs and data/address dependencies)
- \(G,ctrl \subseteq G_p,ctrl\) (the compilation only adds control dependencies)
- \([G,R^{acq}]; G,po \subseteq G_p,rmw \cup G_p,ctrl\) (a control dependency is placed from every acquire read)
- \([G,R_{ex}]; G,po \subseteq G_p,ctrl \cup G_p,rmw \cap G_p,\text{data}\) (exclusive reads entail a control dependency to any future event, except for their immediate exclusive write successor if arose from an atomic increment)
- \(G,\text{data}; [\text{codom}(G,\text{rmw})]; G,po \subseteq G_p,ctrl\) (data dependency to an exclusive write entails a control dependency to any future event)

\(\^7\) Since IMM does not have a primitive that corresponds to POWER’s instruction fence, we cannot apply the same trick for acquire reads.
ARMv7 has a weaker preserved program order than POWER, which in particular does not always (see also [Pulte et al. 2018]) which we denote by ARM

The intended mapping of

([Podkopaev et al. 2018, Appendix B] provides the definition we used in our development).

reads and

8

mapping to POWER (Fig. 4), except for the following:

IMM

From

Theorem 4.3. Let G be an IMM execution graph with whole serial numbers (sn[G,E] ⊆ N), such that G.\textsuperscript{re1} = ∅, and let G_{\text{IMM}} be a POWER execution graph that corresponds to G. Then, POWER-consistency of G_{\text{IMM}} implies IMM-consistency of G.

The ARMv7 model in [Alglave et al. 2014] is very similar to the POWER model. There are only two differences. First, ARMv7 lacks an analogue for POWER’s lightweight fence (\texttt{lwsync}). Second, ARMv7 has a weaker preserved program order than POWER, which in particular does not always include [G.R];\texttt{G.po}[G.loc;[G.W] (the \texttt{po}llc/cc rule is excluded, see [Podkopaev et al. 2018, ]). In our proofs for POWER, however, we never rely on POWER’s \texttt{ppo}, but rather assume the weaker one of ARMv7. The compilation schemes to ARMv7 are essentially the same as those to POWER substituting the corresponding ARMv7 instructions for the POWER ones: \texttt{dmb} instead of \texttt{sync} and \texttt{lwsync}, and \texttt{isb} instead of \texttt{isync}. Thus, the correctness of compilation to ARMv7 follows directly from the correctness of compilation to POWER.

4.2 From IMM to ARMv8

The intended mapping of IMM to ARMv8 is presented schematically in Fig. 5. It is identical to the mapping to POWER (Fig. 4), except for the following:

- Unlike POWER, ARMv8 has machine instructions for acquire loads (\texttt{ldar}) and release stores (\texttt{stlr}), which are used instead of placing barriers next to plain loads and stores.
- ARMv8 has a special \texttt{dmb.1d} barrier that is used for IMM’s acquire fences. On the other side, it lacks an analogue for IMM’s release fence, for which a full barrier (\texttt{dmb.sy}) is used.
- As noted in Example 3.10, the mapping of IMM’s strong RMWs requires placing a \texttt{dmb.1d} barrier after the exclusive write.

As a model of the ARMv8 architecture, we use its recent official declarative model [Deacon 2017] (see also [Pulte et al. 2018]) which we denote by ARM.\textsuperscript{8} Its labels are given by:

\begin{itemize}
  \item ARM read label: R\textsuperscript{\texttt{x}}(x, v) where x ∈ Loc, v ∈ Val, and o_{\texttt{fr}} ∈ \{r1x, Q\}.
  \item ARM write label: W\textsuperscript{\texttt{x}}(x, v) where x ∈ Loc, v ∈ Val, and o_{\texttt{fr}} ∈ \{r1x, L\}.
  \item ARM fence label: F\textsuperscript{\texttt{fr}}(x, o) where o_{\texttt{fr}} ∈ \{1d, sy\}.
\end{itemize}

\textsuperscript{8}We only describe the fragment of the model that is needed for mapping of IMM, thus excluding sequentially consistent reads and \texttt{isb} fences.

Fig. 5. Compilation scheme from IMM to ARMv8.

- G.casdep; G.po ⊆ G_{\text{IMM}}.ctrl

(CAS dependency to an exclusive read entails a control dependency to any future event)

Next, we state our theorem that ensures IMM-consistency if the corresponding POWER execution graph is POWER-consistent. Due to lack of space, we do not include here the (quite elaborate) definition of POWER-consistency. For that definition, we refer the reader to [Alglave et al. 2014] ([Podkopaev et al. 2018, Appendix B] provides the definition we used in our development).

Theorem 4.3. Let G be an IMM execution graph with whole serial numbers (sn[G,E] ⊆ N), such that G.\textsuperscript{re1} = ∅, and let G_{\text{IMM}} be a POWER execution graph that corresponds to G. Then, POWER-consistency of G_{\text{IMM}} implies IMM-consistency of G.

- G.casdep; G.po ⊆ G_{\text{IMM}}.ctrl

(CAS dependency to an exclusive read entails a control dependency to any future event)

Next, we state our theorem that ensures IMM-consistency if the corresponding POWER execution graph is POWER-consistent. Due to lack of space, we do not include here the (quite elaborate) definition of POWER-consistency. For that definition, we refer the reader to [Alglave et al. 2014] ([Podkopaev et al. 2018, Appendix B] provides the definition we used in our development).

Theorem 4.3. Let G be an IMM execution graph with whole serial numbers (sn[G,E] ⊆ N), such that G.\textsuperscript{re1} = ∅, and let G_{\text{IMM}} be a POWER execution graph that corresponds to G. Then, POWER-consistency of G_{\text{IMM}} implies IMM-consistency of G.

The ARMv7 model in [Alglave et al. 2014] is very similar to the POWER model. There are only two differences. First, ARMv7 lacks an analogue for POWER’s lightweight fence (\texttt{lwsync}). Second, ARMv7 has a weaker preserved program order than POWER, which in particular does not always include [G.R];\texttt{G.po}[G.loc;[G.W] (the \texttt{po}llc/cc rule is excluded, see [Podkopaev et al. 2018, ]). In our proofs for POWER, however, we never rely on POWER’s \texttt{ppo}, but rather assume the weaker one of ARMv7. The compilation schemes to ARMv7 are essentially the same as those to POWER substituting the corresponding ARMv7 instructions for the POWER ones: \texttt{dmb} instead of \texttt{sync} and \texttt{lwsync}, and \texttt{isb} instead of \texttt{isync}. Thus, the correctness of compilation to ARMv7 follows directly from the correctness of compilation to POWER.

\begin{itemize}
  \item Unlike POWER, ARMv8 has machine instructions for acquire loads (\texttt{ldar}) and release stores (\texttt{stlr}), which are used instead of placing barriers next to plain loads and stores.
  \item ARMv8 has a special \texttt{dmb.1d} barrier that is used for IMM’s acquire fences. On the other side, it lacks an analogue for IMM’s release fence, for which a full barrier (\texttt{dmb.sy}) is used.
  \item As noted in Example 3.10, the mapping of IMM’s strong RMWs requires placing a \texttt{dmb.1d} barrier after the exclusive write.
\end{itemize}

As a model of the ARMv8 architecture, we use its recent official declarative model [Deacon 2017] (see also [Pulte et al. 2018]) which we denote by ARM.\textsuperscript{8} Its labels are given by:

\begin{itemize}
  \item ARM read label: R\textsuperscript{\texttt{x}}(x, v) where x ∈ Loc, v ∈ Val, and o_{\texttt{fr}} ∈ \{r1x, Q\}.
  \item ARM write label: W\textsuperscript{\texttt{x}}(x, v) where x ∈ Loc, v ∈ Val, and o_{\texttt{fr}} ∈ \{r1x, L\}.
  \item ARM fence label: F\textsuperscript{\texttt{fr}}(x, o) where o_{\texttt{fr}} ∈ \{1d, sy\}.
\end{itemize}

\textsuperscript{8}We only describe the fragment of the model that is needed for mapping of IMM, thus excluding sequentially consistent reads and \texttt{isb} fences.
In turn, ARM’s execution graphs are defined as IMM’s ones, except for the CAS dependency, \texttt{casdep}, which is not present in ARM executions. As we did for POWER, we first interpret the intended compilation on execution graphs:

\begin{definition}
Let \( G \) be an IMM execution graph with whole serial numbers (\( \text{sn}[G.E] \subseteq \mathbb{N} \)). An ARM execution graph \( G_a \) \textit{corresponds} to \( G \) if the following hold (we skip the explanation of conditions that appear in Def. 4.2):
\begin{itemize}
  \item \( G_a.E = G.E \cup \{(i, n + 0.5) \mid (i, n) \in G.W_{\text{strong}}\} \) (new events are added after strong exclusive writes)
  \item \( G_a.1ab = \{e \mapsto (G.1ab(e)) \mid e \in G.E \cup \{e \mapsto F^{1d} \mid e \in G_a.E \setminus G.E\} \) where:
    \begin{align*}
      (R^{1x}_s(x, v)) & \triangleq R^{1x}(x, v) \\
      (R^{acq}_s(x, v)) & \triangleq R^0(x, v) \\
      (W^{1x}_{\text{coop}}(x, v)) & \triangleq W^{1x}(x, v) \\
      (W^{acq}_{\text{coop}}(x, v)) & \triangleq W^0(x, v) \\
      (F^{acq}_{\text{coop}}) & \triangleq F^{1d} \\
      (F^{rel}) & \triangleq (F^{acq}_{\text{coop}}) = (F^{sc}) = F^{sy}
    \end{align*}
  \item \( G.rmw = G_a.rmw, G.data = G_a.data, \) and \( G.addr = G_a.addr \)
  \item \( G.ctrl \subseteq G_a.ctrl \)
  \item \( [G.R_{ex}] ; G.pd \subseteq G_a.ctrl \cup G_a.rmw \cap G_a.data \)
  \item \( G.casdep ; G.pd \subseteq G_a.ctrl \)
\end{itemize}

Next, we state our theorem that ensures IMM-consistency if the corresponding ARM execution graph is ARM-consistent. Again, due to lack of space, we do not include here the definition of ARM-consistency. For that definition, we refer the reader to [Deacon 2017; Pulte et al. 2018] ([Podkopaev et al. 2018, Appendix C] provides the definition we used in our development).

\begin{theorem}
Let \( G \) be an IMM execution graph with whole serial numbers (\( \text{sn}[G.E] \subseteq \mathbb{N} \)), and let \( G_a \) be an ARM execution graph that corresponds to \( G \). Then, ARM-consistency of \( G_a \) implies IMM-consistency of \( G \).
\end{theorem}

\section{FROM C11 AND RC11 TO IMM}

In this section, we establish the correctness of the mapping from the C11 and RC11 models to IMM. Since C11 and RC11 are defined declaratively and IMM-consistency is very close to (R)C11-consistency, these results are straightforward.

Incorporating the fixes from Vafeiadis et al. [2015] and Lahav et al. [2017] to the original C11 model of Batty et al. [2011], and restricting attention to the fragment of C11 that has direct IMM counterparts (thus, excluding non-atomic and SC accesses), C11-consistency is defined follows.

\begin{definition}
\( G \) is called C11-consistent if the following hold:
\begin{itemize}
  \item \( \text{codom}(G.rf) = G.R \).
  \item For every location \( x \in \text{Loc}, G.co \) totally orders \( G.W(x) \).
  \item \( G.hb_{RC11} ; G.eco \) is irreflexive.
  \item \( G.rmw \cap (G.fre ; G.coe) = \emptyset \).
  \item \( [F^{sc}] ; (hb_{RC11} \cup hb_{RC11} ; eco ; hb_{RC11}) ; [F^{sc}] \) is acyclic.
\end{itemize}

It is easy to show that IMM-consistency implies C11-consistency, and consequently, the identity mapping is a correct compilation from this fragment of C11 to IMM. This result can be extended to include non-atomic and SC accesses as follows:
\begin{itemize}
  \item Non-atomic accesses provide weaker guarantees than relaxed accesses, and are not needed for accounting for IMM’s behaviors. Put differently, one may assume that the compilation from C11 to IMM first strengthens all non-atomic accesses to relaxed accesses. Compilation correctness then follows from the soundness of this strengthening and our result that excludes non-atomic accesses.
\end{itemize}
• The semantics of SC accesses in C11 was shown to be too strong in [Lahav et al. 2017; Manerkar et al. 2016] to allow the intended compilation to POWER and ARMv7. If one applies the fix proposed in [Lahav et al. 2017], then compilation correctness could be established following their reduction, that showed that it is sound to globally split SC accesses to SC fences and release/acquire accesses on the source level. This encoding yields the (two) expected compilation schemes for SC loads and stores on x86, ARMv7, and POWER. On the other hand, handling ARMv8’s specific instructions for SC accesses is left for future work. We note that the usefulness and the “right semantics” for SC accesses is still under discussion. The Promising semantics, for instance, does not have primitive SC accesses at all and implements them using SC fences.

In turn, RC11 (ignoring the part related to SC accesses) is obtained by strengthening Def. 5.1 with a condition asserting that $G.p_o \cup G.r_f$ is acyclic. To enforce the additional requirement, the mapping of RC11 places a (control) dependency or a fence between every relaxed read and subsequent relaxed write. It is then straightforward to define the correspondence between source (RC11) execution graphs and target (IMM) ones, and prove that IMM-consistency of the target graph implies RC11-consistency of the source. This establishes the correctness of the intended mapping from RC11 without non-atomic accesses to IMM. Handling non-atomic accesses, which are intended to be mapped to plain machine accesses with no additional barriers or dependencies (on which IMM generally allows $p_o \cup r_f$-cycles), is left for future work; while SC accesses can be handled as mentioned above.

### 6 FROM THE PROMISING SEMANTICS TO IMM: RELAXED FRAGMENT

In the section, we outline the main ideas of the proof of the correctness of compilation from the promising semantics of Kang et al. [2017], denoted by Promise, to IMM. To assist the reader, we initially restrict attention to programs containing only relaxed read and write accesses. In §7, we show how to adapt and extend our proof to the full model.

Our goal is to prove that for every outcome of a program $prog$ (with relaxed accesses only) under IMM (Def. 2.9), there exists a Promise trace of $prog$ terminating with the same outcome. To do so, we introduce a traversal strategy of IMM-consistent execution graphs, and show, by forward simulation argument, that it can be followed by Promise. The main challenge in the simulation proof is due to the certification requirement of Promise—after every step, the thread that made the transition has to show that it can run in isolation and fulfill all its so-called promises. To address this challenge, we break our simulation argument into two parts. First, we provide a simulation relation, which relates a Promise thread state with a traversal configuration. Second, after each traversal step, we (i) construct a certification execution graph $G^{\text{cert}}$ and a new traversal configuration $T^{\text{cert}}$; (ii) show that the simulation relation relates $G^{\text{cert}}$, $T^{\text{cert}}$, and the current Promise state; and (iii) deduce that we can meet the certification condition by traversing $G^{\text{cert}}$. (Here, we use the fact that Promise does not require nested certifications.)

The rest of this section is structured as follows. In §6.1 we describe the fragment of Promise restricted to relaxed accesses. In §6.2 we introduce the traversal of IMM-consistent execution graphs, which is suitable for the relaxed fragment. In §6.3 we define the simulation relation for Promise thread steps and the execution graph traversal. In §6.4 we discuss how we handle certification. Finally, in §6.5 we state the compilation correctness theorem and provide its proof outline.

#### 6.1 The promise machine (relaxed fragment)

Promise is an operational model where threads execute in an interleaved fashion. The machine state is a pair $\Sigma = \langle TS, M \rangle$, where $TS$ assigns a thread state $TS$ to every thread and $M$ is a (global) memory. The memory consists of a set of messages of the form $\langle x : v@t \rangle$ representing all previously
executed writes, where \( x \in \text{Loc} \) is the target location, \( v \in \text{Val} \) is the stored value, and \( t \in \mathbb{Q} \) is the \textit{timestamp}. The timestamps totally order the messages to each location (this order corresponds to \( G.co \) in our simulation proof).

The state of each thread contains a \textit{thread view}, \( \mathcal{V} \in \text{View} \triangleq \text{Loc} \rightarrow \mathbb{Q} \), which represents the “knowledge” of each thread. The view is used to forbid a thread to read from a (stale) message \( \langle x : \nu @ t \rangle \) if it is aware of a newer one, \textit{i.e.}, when \( \mathcal{V}(x) \) is greater than \( t \). Also, it disallows to write a message to the memory with a timestamp not greater than \( \mathcal{V}(x) \). (Due to lack of space, we refer the reader to Kang et al. [2017] for the full definition of thread steps.)

Besides the step-by-step execution of their programs, threads may non-deterministically \textit{promise} future writes. This is done by simply adding a message to the memory. We refer to the execution of a write instruction whose message was promised before as \textit{fulfilling} the promise.

The \textit{thread state} \( TS \) is a triple \( \langle \sigma, \mathcal{V}, P \rangle \), where \( \sigma \) is the thread’s local state,\textsuperscript{9} \( \mathcal{V} \) is the thread view, and \( P \) tracks the set of messages that were promised by the thread and not yet fulfilled. We write \( TS.prm \) to obtain the promise set of a thread state \( TS \). Initially, each thread is in local state \( TS_0 = \langle \sigma_0(prog(i)), \lambda x. \ 0, \ 0 \rangle \).

To ensure that promises do not make the semantics overly weak, each sequence of thread steps in Promise has to be \textit{certified}: the thread that took the steps should be able to fulfill all its promises when executed in isolation. Thus, a \textit{machine step} in Promise is given by:

\[
\frac{TS(i) \rightarrow^+ TS', M'}{\exists TS''. \ (TS', M') \rightarrow^* TS'', _- \wedge TS''.\prm = \emptyset}
\]

Program outcomes under Promise are defined as follows.

\textbf{Definition 6.1.} A function \( O : \text{Loc} \rightarrow \text{Val} \) is an \textit{outcome} of a program \( prog \) under Promise if \( \Sigma_0(prog) \rightarrow^+ \langle TS, M \rangle \) for some \( TS \) and \( M \) such that the thread’s local state in \( TS(i) \) is terminal for every \( i \in \text{Tid} \), and for every \( x \in \text{Loc} \), there exists a message of the form \( \langle x : O(x)@t \rangle \in M \) where \( t \) is maximal among timestamps of messages to \( x \) in \( M \). Here, \( \Sigma_0(prog) \) denotes the initial machine state, \( \langle TS_{\text{init}}, M_{\text{init}} \rangle \), where \( TS_{\text{init}} = \lambda \). \( TS_0 \), and \( M_{\text{init}} = \{ \langle x : 0@0 \rangle \mid x \in \text{Loc} \} \).

\textbf{Example 6.2 (Load Buffering).} Consider the following load buffering behavior under IMM:

\[
\begin{align*}
e_{11} : a := [x]^{\text{rl}x} & \quad \text{%1} & e_{21} : b := [y]^{\text{rl}x} & \quad \text{%1} \\
e_{12} : [y]^{\text{rl}x} := 1 & \\
e_{21} : \text{r}R_{\text{not-ex}}^{\text{rl}x}(y,1) & \text{↓} & e_{22} : \text{r}W_{\text{not-ex}}^{\text{rl}x}(x,1) & \\
e_{22} : \text{r}W_{\text{not-ex}}^{\text{rl}x}(y,1) & \text{↓} & e_{21} : \text{r}R_{\text{not-ex}}^{\text{rl}x}(x,1) & \\
\end{align*}
\]

The Promise machine obtains this outcome as follows. Starting with memory \( \langle \langle x : 0@0 \rangle, \langle y : 0@0 \rangle \rangle \), the left thread promises the message \( \langle y : 1@1 \rangle \). After that, the right thread reads this message and executes its second instruction (promises a write and immediately fulfills it), adding the the message \( \langle x : 1@1 \rangle \) to memory. Then, the left thread reads from that message and fulfills its promise. Each step (including, in particular, the first promise step) could be easily “certified” in a thread-local execution. Note also how the data dependency in the right thread redistrict the execution of the Promise machine. Due to the certification requirement, the execution cannot begin by the right thread promising \( \langle x : 1@1 \rangle \), as it cannot generate this message by running in isolation. \hfill \Box

\subsection{6.2 Traversal (relaxed fragment)}

Our goal is to generate a run of Promise for any given IMM-consistent initialized execution graph \( G \) of a program \( prog \). To do so, we traverse \( G \) with a certain strategy, deciding in each step whether

\textsuperscript{9}The promising semantics is generally formulated over a general labeled state transition system. In our development, we instantiate it with the sequential program semantics that is used in \S 2.3 to construct execution graphs.
to execute the next instruction in the program or promise a future write. While traversing \( G \), we keep track of a traversal configuration—a pair \( TC = (C, I) \) of subsets of \( G.E \). We call the events in \( C \) and \( I \) covered and issued respectively. The covered events correspond to the instructions that were executed by Promise, and the issued events correspond to messages that were added to the memory (executed or promised stores).

Initially, we take \( TC_0 = (G.E \cap \text{Init}, G.E \cap \text{Init}) \). Then, at each traversal step, the covered and/or issued sets are increased, using one of the following two steps:

\[
\begin{align*}
\text{(issue)} & \quad w \in \text{Issuable}(G, C, I) \\
G \vdash (C, I) & \rightarrow_{tid(w)} (C, I \cup \{w\})
\end{align*}
\]

\[
\begin{align*}
\text{(cover)} & \quad e \in \text{Coverable}(G, C, I) \\
G \vdash (C, I) & \rightarrow_{tid(e)} (C \cup \{e\}, I)
\end{align*}
\]

The (issue) step adds an event \( w \) to the issued set. It corresponds to a promise step of Promise. We require that \( w \) is issuable, which says that all the writes of other threads that it depends on have already been issued:

**Definition 6.3.** An event \( w \) is issuable in \( G \) and \( (C, I) \), denoted \( w \in \text{Issuable}(G, C, I) \), if \( w \in G.W \) and \( \text{dom}(G.rfw ; G.ppo ; [w]) \subseteq I \).

The (cover) step adds an event \( e \) to the covered set. It corresponds to an execution of a program instruction in Promise. We require that \( e \) is coverable, as defined next.

**Definition 6.4.** An event \( e \) is called coverable in \( G \) and \( (C, I) \), denoted \( e \in \text{Coverable}(G, C, I) \), if \( e \in G.E, \text{dom}(G.po ; [e]) \subseteq C \), and either (i) \( e \in G.W \cap I \); or (ii) \( e \in G.R \) and \( \text{dom}(G.rf ; [e]) \subseteq I \).

The requirements in this definition are straightforward. First, all \( G.po \)-previous events have to be covered, i.e., previous instructions have to be already executed by Promise. Second, if \( e \) is a write event, then it has to be already issued; and if \( e \) is a read event, then the write event that \( e \) reads from has to be already issued (the corresponding message has to be available in the memory).

As an example of a traversal, consider the execution from Example 6.2. A possible traversal of the execution is the following: issue \( e_{12} \), cover \( e_{21} \), issue \( e_{22} \), cover \( e_{22} \), cover \( e_{11} \), and cover \( e_{12} \).

Starting from the initial configuration \( TC_0 \), each traversal step maintains the following invariants: (i) \( E \cap \text{Init} \subseteq C \); (ii) \( C \cap G.W \subseteq I \); and (iii) \( I \subseteq \text{Issuable}(G, C, I) \) and \( C \subseteq \text{Coverable}(G, C, I) \). When these properties hold, we say that \( (C, I) \) is a traversal configuration of \( G \). The next proposition ensures the existence of a traversal starting from any traversal configuration. (A proof outline for an extended version of the traversal discussed in §7.2 is presented in [Podkopaev et al. 2018, Appendix F].)

**Proposition 6.5.** Let \( G \) be an IMM-consistent execution graph and \( (C, I) \) be a traversal configuration of \( G \). Then, \( G \vdash (C, I) \rightarrow^* (G.E, G.W) \).

### 6.3 Thread step simulation (relaxed fragment)

To show that a traversal step of thread \( i \) can be matched by a Promise thread step, we use a simulation relation \( I_i(G, TC, (TS, M), T) \), where \( G \) is an IMM-consistent initialized full execution of \( \text{prog} \); \( TC = (C, I) \) is a traversal configuration of \( G \); \( TS = (\sigma, \mathcal{V}, P) \) is \( i \)'s thread state in Promise; \( M \) is the memory of Promise; and \( T : I \rightarrow Q \) is a function that assigns timestamps to issued writes. The relation \( I_i(G, TC, (TS, M), T) \) holds if the following conditions are met (for conciseness we omit the “\( G. \)" prefix):

1. \( T \) agrees with \( \text{co} \):
   - \( \forall w \in E \cap \text{Init}. \, T(w) = 0 \)
   - \( \forall \langle w, w' \rangle \in [I]; \text{co} ; [I]. \, T(w) \leq T(w') \)

(2) Non-initialization messages in $M$ have counterparts in $I$:
- $\forall (x : \_@t) \in M. \ t \not= 0 \Rightarrow \exists w \in I. \ loc(w) = x \land T(w) = t$

(3) Issued events have corresponding messages in memory:
- $\forall w \in I. \ (loc(w) : val(w)@T(w)) \in M$

(4) For every promise, there exists a corresponding issued uncovered message $w$:
- $\forall (x : v@t) \in P. \ \exists \ w \in E_i \cap I \ \cap C. \ loc(w) = x \land val(w) = v \land T(w) = t$

(5) Every issued uncovered message $w$ of thread $i$ has a corresponding promise in $P$:
- $\forall w \in E_i \cap I \ \cap C. \ (loc(w) : val(w)@T(w)) \in P$

(6) The view $\mathcal{V}$ is justified by graph paths:
- $\mathcal{V} = \lambda x. \ \text{max} (T[w(x)] \cap dom(vf_{rlx} : [E_j \cap C]))$ where $vf_{rlx} \triangleq rfe_2^2 : po_2$

(7) The thread local state $\sigma$ matches the covered events $(\sigma, C, E = C \cap E_i)$, and can always reach the execution graph $G (\exists \sigma'. \ \sigma \rightarrow^{*} \sigma' \land \sigma'.G = G_i)$.

**Proposition 6.6.** If $I_i(G, TC, \langle TS, M \rangle, T)$ and $G \vdash TC \rightarrow i \ TC' \ \text{hold}$, then there exist $TS', M', T'$ such that $(TS, M) \rightarrow (TS', M', T') \ \text{and} \ I_i(G, TC', \langle TS', M' \rangle, T') \ \text{hold}$.

In addition, it is easy to verify that the initial states are related, i.e., $I_{i}(G, TC_0, \langle TS_{i0}, M_{init} \rangle, \bot)$ holds for every $i \in \text{Tid}$.

### 6.4 Certification (relaxed fragment)

To show that a traversal step can be simulated by Promise, Prop. 6.6 does not suffice: the machine step requires the new thread’s state to be certified. To understand how we construct a certification run, consider the example in Fig. 6. Suppose that $I_i$ holds for $G, (C, I), \langle TS, M \rangle, T$ (where $i_2$ is the identifier of the second thread). Consider a possible certification run for $i_2$. According to $I_{i_2}$, there is one unfulfilled promise of $i_2$, i.e., $TS.\text{prm} = \{z : 1@T(e_{24})\}$. We also know that $i_2$ has executed all instructions up to the one related to the last covered event $e_{21}$. To fulfill the promise, it has to execute the instructions corresponding to $e_{22}, e_{23}$, and $e_{24}$.

To construct the certification run, we (inductively) apply a version of Prop. 6.6 for certification steps, starting from a sequence of traversal steps of $i_2$ that cover $e_{22}, e_{23}$, and $e_{24}$. For $G$ and $(C, I)$, there is no such sequence: we cannot cover $e_{23}$ without issuing $e_{13}$ first (which we cannot do since only one thread may run during certification). Nevertheless, observing that the value read at $e_{23}$ is immaterial for covering $e_{24}$, we may use a different execution graph for this run, namely $G''$.
shown in Fig. 6. Thus, in $G^{\text{crt}}$ we redirect $e_{23}$’s incoming reads-from edge and change its value accordingly. In contrast, we do not need to change $e_{22}$’s incoming reads-from edge because the condition about $G.ppo$ in the definition of issuable events ensures that $e_{12}$ must have already been issued. For $G^{\text{crt}}$ and $(C^{\text{crt}}, I^{\text{crt}})$, there exists a sequence of traversal steps that cover $e_{22}, e_{23},$ and $e_{24}$. Since events of other threads have all been made covered in $C^{\text{crt}}$, we know that only $i_2$ will take steps in this sequence.

Generally speaking, for a given $i \in \text{Tid}$ whose step has to be certified, our goal is to construct a certification graph $G^{\text{crt}}$ and a traversal configuration $TC^{\text{crt}} = (C^{\text{crt}}, I^{\text{crt}})$ of $G^{\text{crt}}$ such that (1) $G^{\text{crt}}$ is IMM-consistent (so we can apply Prop. 6.5 to it) and (2) we can simulate its traversal in Promise to obtain the certification run for thread $i$. In particular, the latter requires that $G^{\text{crt}}|_i$ is an execution graph of $i$’s program. In the rest of this section, we present this construction and show how it is used to certify Promise’s steps (Prop. 6.9).

First, the events of $G^{\text{crt}}$ are given by $G^{\text{crt}}.E \triangleq C \cup I \cup \text{dom}(G.p_o) \setminus (I \cap G.E_i)$. They consist of the covered and issued events and all $p_o$-preceding events of issued events in thread $i$. The co and dependency components of $G^{\text{crt}}$ are the same as in (restricted) $G (G^{\text{crt}}.x = [G^{\text{crt}}.E] ; G . x ; [G^{\text{crt}}.E]$ for $x \in \{\text{co, addr, data, ctrl, casdep}\}$). As we saw on Fig. 6, we may need to modify the $rf$ edges of the certification graph (and, consequentially, labels of events). In the example, it was required because the source of an $rf$ edge was not present in $G^{\text{crt}}$. The relation $G^{\text{crt}}.rf$ is defined as follows:

$$G^{\text{crt}}.rf \triangleq G.rf \setminus \{D \cup \bigcup_{x \in \text{Loc}} ([G.W(x)] ; G.bvf^{\text{rx}}) \cdot [G.R(x) \cap G^{\text{crt}}.E \setminus D] \setminus G.co ; G.bvf^{\text{rx}}) \}
$$

where $D = G^{\text{crt}}.E \cap (C \cup I \cup G.E_i \cup \text{dom}(G.rf^{\text{rx}} ; G.ppo) ; [I])$ and $G.bvf^{\text{rx}} = (G.rf ; [D])^{\text{rx}} ; G.p_o$

The set $D$ represents the determined events, whose $rf$ edges are preserved. Intuitively, for a read event $r$ with location $x$, the set $\text{dom}(G.W(x) ; G.bvf^{\text{rx}} ; [r])$ consists of writes to $x$ that are “observed” by $\text{tid}(r)$ at the moment it “executes” $r$. If $r$ is not determined, we choose the new $rf$ edge to $r$ to be from the co-latest write in this set. Thus, in the certification graph, $r$ is not reading a stale value, and its incoming $rf$ edge does not increase the set of “observed” writes in thread $i$.

The labels (which include the read values) in $G^{\text{crt}}$ have to be modified as well, to match the new $rf$ edges. To construct of $G^{\text{crt}}.\text{lab}$, we leverage a certain receptiveness property of the operational semantics in Fig. 3. Roughly speaking, we show that if $(\text{spro}, \text{pc}, \Phi, G, \Psi, S) \rightarrow_i^+ (\text{spro}, \text{pc}, \Phi', G', \Psi', S')$, then for every read $r \in G'.E \setminus (G.E \cup \text{dom}(G'.\text{ctrl}))$ and value $v$, there exist $\text{pc}'', \Phi'', G'', \Psi''$, and $S''$ such that $(\text{spro}, \text{pc}, \Phi, G, \Psi, S) \rightarrow_i^+ (\text{spro}, \text{pc}'', \Phi'', G'', \Psi'', S'')$. $G''.\text{val}(r) = v$, and $G''$ is identical to $G'$ except (possibly) for values of events that depend on $r$.\footnote{The full formulation of the receptiveness property is more elaborate. Due to the lack of space, we refer the reader to our Coq development [Podkopaev et al. 2018].} Applying this property inductively, we construct the labeling function $G^{\text{crt}}.\text{lab}$.

This concludes the construction of $G^{\text{crt}}$. Now, we start the traversal from $TC^{\text{crt}} = (C^{\text{crt}}, I^{\text{crt}})$ where $C^{\text{crt}} \triangleq C \cup G^{\text{crt}}.E_i$ and $I^{\text{crt}} \triangleq I$. Thus, we take all events of other threads to be covered so that the traversal of $G^{\text{crt}}$ may only include steps of thread $i$. To be able to reuse Prop. 6.5, we prove the following proposition.

**Proposition 6.7.** Let $G$ be an IMM-consistent execution graph, and $TC = (C, I)$ a traversal configuration of $G$. Then $G^{\text{crt}}$ is IMM-consistent and $TC^{\text{crt}}$ is a traversal configuration of $G^{\text{crt}}$.

For the full model (see §7.4), we will have to introduce a slightly modified version of the simulation relation for certification. For the relaxed fragment that we consider here, however, we use the same relation defined in §6.3 and prove that it holds for the constructed certification graph:

**Proposition 6.8.** Suppose that $I_i(G, TC, (TS, M), T)$ holds. Then $I_i(G^{\text{crt}}, TC^{\text{crt}}, (TS, M), T)$ holds.
Putting Prop. 6.5 to 6.8 together, we derive the following strengthened version of Prop. 6.6, which additionally states that the new Promise thread’s state is certifiable.

**Proposition 6.9.** If \( I_i(G, TC, \langle TS, M \rangle, T) \) and \( G \vdash TC \rightarrow_1 TC' \) hold, then there exist \( TS', M', T' \) such that \( \langle TS, M \rangle \rightarrow^+ \langle TS', M' \rangle \) and \( I_i(G, TC', \langle TS', M' \rangle, T') \) hold, and there exist \( TS'', M'' \) such that \( \langle TS', M' \rangle \rightarrow^* \langle TS'', M'' \rangle \) and \( TS''.prm = \emptyset \).

**Proof outline.** By Prop. 6.6, there exist \( TS', M' \), and \( T' \) such that \( \langle TS, M \rangle \rightarrow^+ \langle TS', M' \rangle \) and \( I_i(G, TC', \langle TS', M' \rangle, T') \) hold. By Prop. 6.8, \( I_i(G^{\text{cert}}, TC^{\text{cert}}, \langle TS', M' \rangle, T') \) holds. By Prop. 6.5 and 6.7, we have \( G^{\text{cert}} \vdash TC^{\text{cert}} \rightarrow^*_\Sigma (G^{\text{cert}}, E, G^{\text{cert}}, \mathcal{W}) \). We inductively apply Prop. 6.6 to obtain \( \langle TS'', M'' \rangle \) and \( T'' \) such that \( \langle TS', M'' \rangle \rightarrow^* \langle TS'', M'' \rangle \) and \( I_i(G^{\text{cert}}, (G^{\text{cert}}, E, G^{\text{cert}}, \mathcal{W}), \langle TS'', M'' \rangle, T'') \) hold. From the latter, it follows that \( TS''.prm = \emptyset \).

### 6.5 Compilation correctness theorem (relaxed fragment)

**Theorem 6.10.** Let \( \text{prog} \) be a program with only relaxed reads and relaxed writes. Then, every outcome of \( \text{prog} \) under IMM (Def. 2.9) is also an outcome of \( \text{prog} \) under Promise (Def. 6.1).

**Proof outline.** We introduce a simulation relation \( \mathcal{J} \) on traversal configurations and Promise states:

\[
\mathcal{J}(G, TC, \langle TS, M \rangle, T) \triangleq \forall i \in \text{Tid}. \ I_i(G, TC, \langle TS(i), M \rangle, T)
\]

We show that \( \mathcal{J} \) holds for an IMM-consistent execution graph \( G \), which has the outcome \( O \) of the program \( \text{prog} \), its initial traversal configuration, the initial Promise state \( \Sigma_0(\text{prog}) \), and the initial timestamp mapping \( T = \bot \). Then, we inductively apply Prop. 6.9 on a traversal \( G \vdash (G.E \cap \text{Init}, G.E \cap \text{Init}) \rightarrow^* (G.E, G.W) \), which exists by Prop. 6.5, and additionally show that at every step \( I_i \) holds for every thread \( i \) that did not take the step. Thus, we obtain a Promise state \( \Sigma \) and a timestamp function \( T \) such that \( \Sigma_0(\text{prog}) \rightarrow^* \Sigma \) and \( \mathcal{J}(G, (G.E, G.W), \Sigma, T) \) hold. From the latter, it follows that \( O \) is an outcome of \( \text{prog} \) under Promise.

### 7 FROM THE PROMISING SEMANTICS TO IMM: THE GENERAL CASE

In the section, we extend the result of §6 to the full Promise model. Recall that, due to the limitation of Promise discussed in Example 3.10, we assume that all RMWs are “strong”.

**Theorem 7.1.** Let \( \text{prog} \) be a program in which all RMWs are “strong”. Then, every outcome of \( \text{prog} \) under IMM is also an outcome of \( \text{prog} \) under Promise.

To prove this theorem, we find it technically convenient to use a slightly modified version of IMM, which is (provably) weaker. In this version, we use the simplified synchronization relation \( G.s_{\text{wRC11}} \) (see Remark 2), as well as a total order on SC fences, \( G.sc \), which we include as another basic component of execution graphs. Then, we include \( G.sc \) in \( G.ar \) instead of \( G.psc \) (see §3.3), and require that \( G.sc; G.hb; (G.eco; G.hb)^{\tau} \) is irreflexive (to ensure that \( G.psc \subseteq G.sc \)). It is easy to show that the latter modification results in an equivalent model, while the use of \( G.s_{\text{wRC11}} \) makes this semantics only weaker than IMM. The \( G.sc \) relation facilitates the construction of a run of Promise, as it fully determines the order in which SC fences should be executed.

The rest of this section is structured as follows. In §7.1 we briefly introduce the full Promise model. In §7.2 we introduce more elaborate traversal of IMM execution graphs, which might be followed by the full Promise model. In §7.3 we define the simulation relation for the full model. In §7.4 we discuss how certification graphs are adapted for the full model.

### 7.1 The full promise machine

In the full Promise model, the machine state is a triple \( \Sigma = \langle TS, S, M \rangle \). The additional component \( S \in \text{View} \) is a (global) SC view. Messages in the memory are of the form \( \langle x : v @ (f, t), \text{view} \rangle \),

where, comparing to the version from §6.1, (i) a timestamp $t$ is extended to a *timestamp interval* $(f, t) \in \mathbb{Q} \times \mathbb{Q}$ satisfying $f < t$ or $f = t = 0$ (for initialization messages) and (ii) the additional component $\text{view} \in \text{View}$ is the *message view*. Messages to the same location should have disjoint timestamp intervals, and thus the intervals totally order the messages to each location. The use of intervals allows one to express the fact that two messages are adjacent (corresponding to $G.\text{co}||\text{imm}$), which is required to enforce the RMW atomicity condition (§3.2).

Message views represent the "knowledge" carried by the message that is acquired by threads reading this message (if they use an acquire read or fence). In turn, the thread view $\mathcal{V}$ is now a triple $(\text{cur}, \text{acq}, \text{rel}) \in \text{View} \times \text{View} \times (\text{Loc} \rightarrow \text{View})$, whose components are called the *current*, *acquire*, and *release* views. The different thread steps (for the different program instructions) constrain the three components of the thread view with the timestamps and message views that are included in the messages that the thread reads and writes, as well as with the global SC view $S \in \text{View}$. These constraints are tailored to precisely enforce the coherence and RMW atomicity properties (§3.1,§3.2), as well as the global synchronization provided by SC fences. (Again, we refer the reader to Kang et al. [2017] for the full definition of thread steps.)

Apart from promising messages, our proof utilizes another non-deterministic step of Promise, which allows a thread to *split* its promised messages, i.e., to replace its promise $\langle x : v@ (f , t), \text{view} \rangle$ with two promises $\langle x : v'@ (f', t') , \text{view}' \rangle$ and $\langle x : v@(t'', t), \text{view}'' \rangle$ provided that $f < t' < t$.

In the full Promise model, the certification requirement is stronger than the one presented in §6 for the relaxed fragment. Due to possible interference of other threads before the current thread fulfills its promises, certification is required for every possible *future memory* and *future SC view*. Thus, a *machine step* in Promise is given by:

$$\forall M_{\text{fut}} \supseteq M', S_{\text{fut}} \supseteq S'. \exists S'^{**}. \langle TS', S_{\text{fut}}, M_{\text{fut}} \rangle \rightarrow^{*} \langle TS''', \_, \_ \rangle \land TS''.\text{prm} = \emptyset$$

$$\langle TS, S, M \rangle \rightarrow \langle TS[i \mapsto TS'], S', M' \rangle$$

**Example 7.2.** We revisit the program presented in Example 3.6. To get the intended behavior in Promise, thread I starts by promising a message $\langle z : 1@ (1, 2), [z@2] \rangle$. It may certify the promise since its fourth instruction does not depend on $a$ and the thread may read 1 from $y$ when executing the third instruction in any future memory. After the promise is added to memory, thread II reads it and writes $\langle x : 1@ (1, 2), [x@2] \rangle$ to the memory. Then, thread I reads from this message, executes its remaining instructions, and fulfills its promise.

**Remark 3.** In Promise, the notion of future memory is broader—a future memory may be obtained by a sequence of memory modifications including message additions, message splits and lowering of message views. In our Coq development, we show that it suffices to consider only future memories that are obtained by adding messages ([Podkopaev et al. 2018, Appendix E] outlines the proof of this claim).

**Remark 4.** What we outline here ignores Promise’s *plain* accesses. These are weaker than relaxed accesses (they only provide partial coherence), and are not needed for accounting for IMM’s behaviors. Put differently, one may assume that the compilation from Promise to IMM first strengthens all plain access modes to relaxed. The correctness of compilation then follows from the soundness of this strengthening (which was proved by Kang et al. [2017]) and our result that excludes plain accesses.

---

11 The order $\leq$ on $\mathbb{Q}$ is extended pointwise to order $\text{Loc} \rightarrow \mathbb{Q}$. $\perp$ and $\sqcup$ denote the natural bottom element and join operations (pointwise extensions of the initial timestamp 0 and the max operation on timestamps). $[x_1@t_1, \ldots , x_n@t_n]$ denotes the function assigning $t_i$ to $x_i$ and 0 to other locations.
7.2 Traversal

To support all features of IMM and Promise models, we have to complicate the traversal considered in §6.2. We do it by introducing two new traversal steps (see Fig. 7) and modifying the definitions of issuable and coverable events.

The (release-cover) step is introduced because the Promise model forbids to promise a release write without fulfilling it immediately. It adds a release write to both the covered and issued sets in a single step. Its precondition is simple: all G.po-previous events have to be covered.

The (rmw-cover) step reflects that RMWs in Promise are performed in one atomic step, even though they are split to two events in IMM. Accordingly, when traversing G, we require to cover the write part of rmw edges immediately after their read part. If the write is release, then, again since release writes cannot be promised without immediate fulfillment, it is issued in the same step.

The full definition of issuable event has additional requirements.

\textbf{Definition 7.3.} An event w is issuable in G and ⟨C, I⟩, denoted w ∈ Issuable(G, C, I), if w ∈ G.W and the following hold:

- \textbf{dom}(((G.W^el) ; G.po[\text{G.}1\text{oc} \cup G.F ; G.po]; [w]) ⊆ C \quad \text{FWBOB-COV)
- \textbf{dom}((G.detour \cup G.rfe ; G.ppo ; [w]) ⊆ I \quad \text{PPO-ISS)
- \textbf{dom}((G.detour \cup G.rfe ; G.R^acq ; G.po ; [w]) ⊆ I \quad \text{ACQ-ISS)
- \textbf{dom}([G.W_{strong} ; G.po ; [w]) ⊆ I \quad \text{W-STRONG-ISS)

The PPO-ISS condition extends the condition from Def. 6.3. The FWBOB-COV condition arises from Promise’s restrictions on promises: a release write cannot be executed if the thread has an unfulfilled promise to the same location, and a release fence cannot be executed if the thread has any unfulfilled promise. Accordingly, we require that when w is issued G.po-previous release writes to the same location and release fences have already been covered. Note that we actually require this from all G.po-previous fences (rather than just release ones). This is not dictated by Promise, but simplifies our proofs. Thus, our proof implies that compilation from Promise to IMM remains correct even if acquire fences “block” promises as release ones. The other conditions in Def. 7.3 are forced by Promise’s certification, as demonstrated by the following examples.

\textbf{Example 7.4.} Consider the program and its execution graph on Fig. 8. To certify a promise of a message that corresponds to e_{23}, we need to be able to read the value 2 for x in e_{22} (as e_{23} depends on this value). Thus, the message that corresponds to e_{11} has to be in memory already, i.e., the event e_{11} has to be already issued. This justifies the G.rfe ; G.ppo part of PPO-ISS. The justification for the G.detour ; G.ppo part of PPO-ISS is related to the requirement of certification for every future memory. Indeed, in the same example, it is also required that e_{21} was issued before e_{23}: We know that e_{23} is issued after e_{11}, and thus, there is a message of the form ⟨x : 2@f_{e_{11}}, e_{e_{11}}⟩, _, _
Because \( e \) is the timestamp of the message related to \( e \), the thread’s current view incorporates the message’s view and \( x \) is executed the instruction to \( t \). Suppose that \( e \) is an acquire read, the thread’s current view incorporates the message’s view and \( x \) is issued. Then, the \( f \) has to be smaller than \( t \). However, an arbitrary future memory has to be able to promise a message in the definition of Issuable. Because \( e \) has to read from \( G \), the promise memory has messages related to the issued set with timestamps respecting \( G \). Without loss of generality, suppose that the memory contains the messages \( G \), \( x \) related to \( e \), and \( z \) related to \( e \). Since the event \( e \) is covered, the fourth thread has already executed the instruction \( e \), which is an acquire read. Thus, its current view is updated to include \( z \). Suppose that \( e \) is issued. Then, the machine has to be able to promise a message \( G \), \( x \), and \( z \) related to \( e \). The timestamp \( t \) has to be less than \( t \), which is the timestamp of the message related to \( e \), since \( e \) is in the threads respecting \( G \). Now, consider a certification run of the fourth thread. In the first step of the run, the thread executes the instruction \( e \). It is forced to read from \( x \) which thread’s view is equal to \( x \). Because \( e \) is an acquire read, the thread’s current view incorporates the message’s view and becomes \( x \). After that, the thread cannot fulfill the promise to the location \( y \) with the timestamp \( t \) < 2.

**Example 7.6.** To see why we need \( \text{W-STRONG-ISS} \), revisit the program in Example 3.10. Suppose that we allow to issue \( e \), \( y \), before issuing \( e \). Correspondingly, in Promise, the second thread promises a message \( \langle y : 1 \rangle, \langle y @2 \rangle \) and has to certify it in any future memory. Consider a future memory that contains two messages to location \( x \): an initial one, \( \langle x : 0 @ (0, 0), \_ \rangle \), and
After that, \[ y \] := c + 1 is no longer able to fulfill the promise with value 1.

The full definition of coverable event adds (w.r.t. Def. 6.4) cases related to fence events: for an SC fence to be coverable, all G.sc-previous fence events have to be already covered.

**Definition 7.7.** An event \( e \) is called coverable in G and \( \langle C, I \rangle \), denoted \( e \in \text{Coverable}(G, C, I) \), if \( e \in G.E, \text{dom}(G.po ; [e]) \subseteq C \), and either (i) \( e \in G.W \cap I \); (ii) \( e \in G.R \) and dom(G.rf ; [e]) \( \subseteq I \); (iii) \( e \in G.F^{sc} \) and dom(G.sc ; [e]) \( \subseteq C \).

By further requiring that traversals configurations \( \langle C, I \rangle \) of an execution G satisfy \( I \cap G.w^{rel} \subseteq C \) and \( \text{codom}([C] ; G.rmw) \subseteq C \), Prop. 6.5 is extended to the updated definition of the traversal strategy.

### 7.3 Thread step simulation

Next, we refine the simulation relation from §6.3. The relation \( I_i(G, TC, \langle TS, S, M, F, T \rangle) \) has an additional parameter \( F : I \rightarrow Q \), which is used to assign lower bounds of a timestamp interval to issued writes \( T \) assigns upper bounds. We define this relation to hold if the following conditions are met (for conciseness we omit the “G.” prefix):\(^1\)

(1) \( F \) and T agree with co and reflect the requirements on timestamp intervals:
- \( \forall w \in \cap \text{Init}. \, \text{view}(T(w)) = 0 \) and \( \forall w \in I \setminus \text{Init}. \, F(w) < T(w) \)
- \( \forall (w, w') \in [I] ; co ; [I]. \, T(w) \leq F(w') \) and \( \forall (w, w') \in [I]. \, \text{rf} ; \text{rmw} ; [I]. \, T(w) = F(w') \)

(2) Non-initialization messages in M have counterparts in I:
- \( \forall (x : _@ (f, t), _) \in M. \, t \neq 0 \Rightarrow \exists w \in I. \, \text{loc}(w) = x \wedge F(w) = f \wedge T(w) = t \)
- \( \forall (w, w') \in [I] ; co ; [I]. \, T(w) = F(w') \Rightarrow \langle w, w' \rangle \in \text{rf} ; \text{rmw} \)

(3) The SC view \( S \) corresponds to write events that are “before” covered SC fences:
- \( S = \lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rmf} ; \text{hb} ; [C \cap F^{sc}])] \)

(4) Issued events have corresponding messages in memory:
- \( \forall w \in I. \, \langle \text{loc}(w) : \text{val}(w) ; [F(w) , T(w)] \rangle \in M \), where:
  - \( \text{view}(T, w) \equiv (\lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; \text{release} ; [w])] \cup [\text{loc}(w) @ T(w)]) \)
  - \( \text{val}(w) \equiv (\lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; \text{release} ; [w])] \cup [\text{loc}(w) @ T(w)]) \)
  - \( \text{view}(T, w) \equiv (\lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; \text{release} ; [w])] \cup [\text{loc}(w) @ T(w)]) \)

(5) For every promise, there exists a corresponding issued uncovered event w:
- \( \forall (x : v @ (f, t), \text{view}) \in P. \, \exists w \in E_i \cap C \cap \text{Init}. \, \text{loc}(w) = x \wedge \text{val}(w) = v \wedge F(w) = f \wedge T(w) = t \wedge \text{view} = \text{view}(T, w) \)

(6) Every issued uncovered event w of thread i has a corresponding promise in P. Its message view includes the singleton view \([\text{loc}(w) @ T(w)]\) and the thread’s release view rel (third component of ‘V’). If w is an RMW write, and its read part is reading from an issued write p, the view of the message that corresponds to p is also included in w’s message view.
- \( \forall w \in E_i \cap C \cap \text{Init}. \quad (\exists p \in P. \, \text{loc}(w) @ \text{T}(w) \cap \text{rel}(x) \cup \text{view}(T, p)) \quad \Rightarrow \quad \text{loc}(w) @ \text{T}(w) \cap \text{rel}(x) \cup \text{view}(T, p)) \cup \text{view}(T, w) \)

(7) The three components (cur, acq, rel) of ‘V’ are justified by graph paths:
- \( \text{cur} = \lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; [E_i \cap C])] \)
- \( \text{acq} = \lambda x. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; [\text{release} ; \text{rf}]) ; [E_i \cap C]] \)
- \( \text{rel} = \lambda x, y. \, \text{max} T[W(x) \cap \text{dom}(\text{rf} ; [\text{release} \cup \text{rmf}]) \cap [E_i \cap C]) \cup W(y) \cap E_i \cap C] \]

\(^1\)To relate the timestamps in the different views to relations in G (items (3),(4),(7)), we use essentially the same definitions that were introduced by Kang et al. [2017] when they related the promise-free fragment of Promise to a declarative model.
We move on to the construction of certification graphs. First, the set of events of $G^{\text{crt}}$ is extended:

$$G^{\text{crt},E} \triangleq C \cup I \cup \text{dom}(G, \text{po} ; [I \cap N.E_i]) \cup \text{dom}(G, \text{rmw} ; [I \cap N.E_\ell]) \setminus \text{codom}(G.E \setminus \text{codom}(G, \text{rmw})) \cup G, \text{rf} I$$

It additionally contains read parts of issued RMWs in other threads (excluding those reading locally from a non-RMW write). They are needed to preserve release sequences to issued writes in $G^{\text{crt}}$.

The $\text{rmw}, \text{sc}$ and dependencies components of $G^{\text{crt}}$ are the same as in (restricted) $G$ ($G^{\text{crt},x} = [G^{\text{crt}}, E] ; G \cdot x ; [G^{\text{crt}}, E]$ for $x \in \{\text{rmw, addr, data, ctrl1, casdep, sc}\}$) as in §6.4. However, $G, \text{co}$ edges have to be altered due to the future memory quantification in Promise certifications.

**Example 7.9.** Consider the annotated execution $G$ and its traversal configuration ($C = 0$ and $I = \{e_{11}, e_{22}\}$) shown in the inlined figure. Suppose that $I_i(G, (C, I), ((\sigma, V, P), S, M), F, T)$ holds for some $\sigma, V, P, M, S, F$ and $T$. Hence, there are messages of the form $(x : 2@F(e_{11}), T(e_{11}))$ and $(x : 3@F(e_{22}), T(e_{22}))$ in $M$ and $F(e_{11}) < T(e_{11}) \leq F(e_{22}) < T(e_{22})$.

During certification, we have to execute the instruction related to $e_{21}$ and add a corresponding message to $M$. Since certification is required for every future memory $M_{\text{fut}} \supseteq M$, it might be the case that there is no free timestamp $t'$ in $M_{\text{fut}}$ such that $t' \leq F(e_{11})$. Thus, our chosen timestamps cannot agree with $G, \text{co}$. However, if we place $e_{21}$ as the immediate predecessor of $e_{22}$ in $G^{\text{crt},\text{co}}$, we may use the splitting feature of Promise: the promised message $(x : 3@F(e_{22}), T(e_{22}))$ can be split into two messages $(x : 1@F(e_{22}), T(e_{22}))$ and $(x : 3@t, T(e_{22}))$ for any $t$ such that $F(e_{22}) < t < T(e_{22})$. To do so, we need the non-issued writes of the certified thread to be immediate predecessors of the issued ones in $G^{\text{crt}, \text{co}}$. By performing such split, we do not “allocate” new timestamp intervals, which allows us to handle arbitrary future memories. Note that if we had writes to other locations to perform during the certification, with no possible promises to split, we would need them to be placed last in $G^{\text{crt}, \text{co}}$, so we can relate them to messages whose timestamps are larger than all timestamps in $M_{\text{fut}}$. \hfill $\Box$

Following Example 7.9, we define $G^{\text{crt}, \text{co}}$ to consist of all pairs $(w, w')$ such that $w, w' \in G^{\text{crt}, E} \cap G.W, G.Loc(w) = G.Loc(w')$, and either $(w, w') \in \{(I) ; G, \text{co} ; [I] \cup [I] ; G, \text{co} ; [G^{\text{crt}}, E] \cup [G^{\text{crt}}, E] ; G, \text{co} ; [G^{\text{crt}}, E]^*\), or there is no such path, $w \in I$, and $w' \in G^{\text{crt}, E} \setminus I$. This construction essentially “pushes” the non-issued writes of the certified thread to be as late as possible in $G^{\text{crt}, \text{co}}$.

The definition of $G^{\text{crt}, \text{rf}}$ is also adjusted to be in accordance with $G^{\text{crt}, \text{co}}$:

$$G^{\text{crt}, \text{rf}} \triangleq G, \text{rf} ; [D] \cup \bigcup_{x \in \text{Loc}} \{G.W(x) ; G, \text{bvf} ; [G.R(x) \cap G^{\text{crt}, E} \setminus D] \cup G^{\text{crt}, \text{co}} ; G, \text{bvf} \}$$

where $D = G^{\text{crt}, E} \cap (C \cup I \cup G.E_\ell \cup \text{dom}(G, \text{rf}) \setminus [I] \cup \text{codom}(G, \text{rf} e ; [G, R^{\text{co}}])$ and $G, \text{bvf} = (G, \text{rf} ; [D]^2 ; (G, \text{hb} ; [G, F^{\text{co}}]^2 ; G, \text{sc}^2 ; G, \text{hb})$

The set of determined events is extended to include acquire read events which read externally, i.e., the ones potentially engaged in synchronization.
For the certification graph $G^\text{crit}$ presented here, we prove a version of Prop. 6.7, i.e., show that the graph is IMM-consistent and $T_C^\text{crit}$ is its traversal configuration, and adapt Prop. 6.8 as follows.

**Proposition 7.10.** Suppose that $I_i(G, TC, \langle TS, S, M \rangle, F, T)$ holds. Then, for every $M_{\text{fut}} \supseteq M$ and $S_{\text{fut}} \geq S$, $T_f^i(G^\text{crit}, F, T)$ holds.

Here, $I_i^\text{crit}$ is a modified simulation relation, which differs to $I_i$ in the following parts:

1. Since certification begins from an arbitrary future memory, we cannot require that all messages in memory have counterparts in $I$. Here, it suffices to assert that all RMW writes are issued ($\text{dom}(G^\text{crit}.\text{rmw}) \subseteq I$), and for every non-issued write either it is last in $G^\text{crit}.\text{co}$ or its immediate successor is in the same thread ($[G^\text{crit}, E \setminus I] \cdot G^\text{crit}.\text{co}|_{\text{imm}} \subseteq G^\text{crit}.\text{po}$). The latter allows us to split existing messages to obtain timestamp intervals for non-issued writes during certification (see Example 7.9).

2. Since certification begins from arbitrary future SC view, $S$ may not correspond to $G^\text{crit}$. Nevertheless, SC fences cannot be executed in the certification run, and we can simply require that all SC fences are covered ($G^\text{crit}.F^\text{sc} \subseteq C^\text{crit}$).

We also show that a version of Prop. 7.8 holds for $I^\text{crit}$. It allows us to prove a strengthened version Prop. 7.8, which also concludes that new Promise thread state is certifiable, in a similar way we prove Prop. 6.9.

**Proposition 7.11.** If $I_i(G, TC, \langle TS, S, M \rangle, F, T)$ and $G \vdash TC \rightarrow_i TC'$ hold, then there exist $TS', S', M', F', T'$ such that $\langle TS, S, M \rangle \rightarrow^+ \langle TS', S', M' \rangle$ and $I_i(G, TC', \langle TS', S', M' \rangle, F', T')$ hold, and for every $S_{\text{fut}} \geq S', M_{\text{fut}} \supseteq M'$, there exist $TS'', S'_{\text{fut}}, M'_{\text{fut}}$ such that $\langle TS', S_{\text{fut}}, M_{\text{fut}} \rangle \rightarrow^+ \langle TS'', S'_{\text{fut}}, M'_{\text{fut}} \rangle$ and $TS''.\text{prm} = \emptyset$.

## 8 RELATED WORK

Together with the introduction of the promising semantics, Kang et al. [2017] provided a declarative presentation of the promise-free fragment of the promising model. They established the adequacy of this presentation using a simulation relation, which resembles the simulation relation that we use in §7. Nevertheless, since their declarative model captures only the promise-free fragment of Promise, the simulation argument is much simpler, and no certification condition is required. In particular, their analogue to our traversal strategy would simply cover the events of the execution graph following $\text{po} \cup \text{rf}$.

To establish the correctness of compilation of the promising semantics to POWER, Kang et al. [2017] followed the approach of Lahav and Vafeiadis [2016]. This approach reduces compilation correctness to POWER to (i) the correctness of compilation to the POWER model strengthened with $\text{po} \cup \text{rf}$ acyclicity; and (ii) the soundness of local reorderings of memory accesses. To establish (i), Kang et al. [2017] wrongly argued that the strengthened POWER-consistency of mapped promise-free execution graphs imply the promise-free consistency of the source execution graphs. This is not the case due to SC fences, which have relatively strong semantics in the promise-free declarative model (see Podkopaev et al. 2018, Appendix D) for a counter example). Nevertheless, our proof shows that the compilation claim of Kang et al. [2017] is correct. We note also that, due to the limitations of this approach, Kang et al. [2017] only claimed the correctness of a less efficient compilation scheme to POWER that requires $\text{iwsync}$ barriers after acquire loads rather than (cheaper) control dependent $\text{iwsync}$ barriers. Finally, this approach cannot work for ARM as it relies on the relative strength of POWER’s preserved program order.

Podkopaev et al. [2017] proved (by paper-and-pencil) the correctness of compilation from the promising semantics to ARMv8. Their result handled only a restricted subset of the concurrency features of the promising semantics, leaving release/acquire accesses, RMWs, and SC fences out of
scope. In addition, as a model of ARMv8, they used an operational model, ARMv8-POP [Flur et al. 2016], that was later abandoned by ARM in favor of a stronger different declarative model [Pulte et al. 2018]. Our proof in this paper is mechanized, supports all features of the promising semantics, and uses the recent declarative model of ARMv8.

Wickerson et al. [2017] developed a tool, based on the Alloy solver, that can be used to test the correctness of compiler mappings. Given the source and target models and the intended compiler mapping, their tool searches for minimal litmus tests that witness a bug in the mapping. While their work concerns automatic bug detection, the current work is focused around formal verification of the intended mappings. In addition, their tool is limited to declarative specifications, and cannot be used to test the correctness of the compilation of the promising semantics.

Finally, we note that IMM is weaker than the ARMv8 memory model of Pulte et al. [2018]. In particular, IMM is not multi-copy atomic (see Example 3.8); its release writes provide weaker guarantees (allowing in particular the so-called 2+2W weak behavior [Lahav et al. 2016; Maranget et al. 2012]); it does not preserve address dependencies between reads (allowing in particular the “big detour” weak behavior [Pulte et al. 2018]); and it allows “write subsumption” [Flur et al. 2016; Pulte et al. 2018]. Formally, this is a result of not including \texttt{fr} and \texttt{co} in a global acyclicity condition, but rather having them in a C/C++11-like coherence condition. While Pulte et al. [2018] consider these strengthenings of the ARMv8 model as beneficial for its simplicity, we do not see IMM as being much more complicated than the ARMv8 declarative model. (In particular, IMM’s derived relations are not mutually recursive.) Whether or not these weaknesses of IMM in comparison to ARMv8 allow more optimizations and better performance is left for future work.

9 CONCLUDING REMARKS

We introduced a novel intermediate model, called IMM, as a way to bridge the gap between language-level and hardware models and modularize compilation correctness proofs. On the hardware side, we provided (machine-verified) mappings from IMM to the main multi-core architectures, establishing IMM as a common denominator of existing hardware weak memory models. On the programming language side, we proved the correctness of compilation from the promising semantics, as well as from a fragment of (R)C11, to IMM.

In the future, we plan to extend our proof for verifying the mappings from full (R)C11 to IMM as well as to handle infinite executions with a more expressive notion of a program outcome. We believe that IMM can be also used to verify the implementability of other language-level models mentioned in §1. This might require some modifications of IMM (in the case it is too weak for certain models) but these modifications should be easier to implement and check over the existing mechanized proofs. Similarly, new (and revised) hardware models could be related to (again, a possibly modified version of) IMM. Specifically, it would be nice to extend IMM to support mixed-size accesses [Flur et al. 2017] and hardware transactional primitives [Chong et al. 2018; Dongol et al. 2017]. On a larger scope, we believe that IMM may provide a basis for extending CompCert [Leroy 2009; Ševčík et al. 2015] to support modern multi-core architectures beyond x86-TSO.

ACKNOWLEDGMENTS

We thank Orestis Melkonian for his help with Coq proof concerning the POWER model in the context of another project, and the POPL’19 reviewers for their helpful feedback. The first author was supported by RFBR (grant number 18-01-00380). The second author was supported by the Israel Science Foundation (grant number 5166651), and by Len Blavatnik and the Blavatnik Family foundation.
REFERENCES


