Abstract

Read-Copy-Update (RCU) is a technique for letting multiple readers safely access a data structure while a writer concurrently modifies it. It is used heavily in the Linux kernel in situations where fast reads are important and writes are infrequent. Optimized implementations rely only on the weaker memory orderings provided by modern hardware, avoiding the need for expensive synchronization instructions (such as memory barriers) as much as possible.

Using GPS, a recently developed program logic for the C/C++11 memory model, we verify an implementation of RCU for a singly-linked list assuming “release-acquire” semantics. Although release-acquire synchronization is stronger than what is required by real RCU implementations, it is nonetheless significantly weaker than the assumption of sequential consistency made in prior work on RCU verification. Ours is the first formal proof of correctness for an implementation of RCU under a weak memory model.

Categories and Subject Descriptors D.3.1 [Programming Languages]: Formal Definitions and Theory; F.3.1 [Logics and Meanings of Programs]: Specifying and Verifying and Reasoning about Programs

General Terms Languages, Theory, Verification

Keywords Concurrency; Weak memory models; C/C++; RCU; Program logic; Separation logic

1. Introduction

Traditionally, most work on concurrent program verification has assumed a sequentially consistent (SC) model of memory, in which updates to memory are globally visible to all threads as soon as they occur [10]. For performance reasons, however, modern architectures offer weaker guarantees about the ordering of concurrent memory operations [11, 16]. Although it is possible to simulate SC semantics on such hardware by inserting explicit synchronization instructions (e.g., barriers/ fences), the cost of doing so—particularly for high-performance concurrent code—can be prohibitive.

Fortunately, for many concurrent algorithms, full SC behavior is unnecessary, and more limited forms of synchronization suffice. One widely-used example is Read-Copy-Update (RCU) [12, 13].

RCU is a technique, deployed heavily in the Linux kernel, that lets a single writer manipulate a data structure while multiple readers are concurrently accessing it. Instead of directly modifying a piece of the structure, the writer first copies that piece, modifies the copy, and then makes the new copy accessible and the old one inaccessible. Once no readers are capable of accessing the old copy, the writer may safely deallocates it. However, until that time, some readers may see the old copy while others see the new copy, and there is no guarantee when readers will begin to see the new copy.

As this description suggests, RCU employs some synchronization (e.g., to ensure memory safety), but not full SC semantics, and its reliance on weaker memory assumptions is essential to its efficiency. However, the only existing formal proof of correctness for an RCU-based data structure [7] assumes an SC memory model.

In this paper, we give the first formal proof of correctness for an implementation of RCU under a weak memory model. Specifically, we verify a user-space RCU implementation of linked lists (based on that of Desnoyers et al. [5]), programmed using release-acquire atomic, one of the main weak-memory access modes supported by the C/C++11 language standard [8].

Why focus on release-acquire? There are several reasons. First, the semantics of C11’s release-acquire mode has been fully formalized [3], rendering our RCU implementation amenable to formal verification, and unlike several other features of the C11 model [20], its semantics is relatively uncontroversial. Second, release-acquire semantics, while significantly weaker than SC, nevertheless provides sufficiently strong synchronization to guarantee safety of our RCU implementation. In fact, release-acquire provides stronger semantics than what real RCU implementations require—the release-consume mode of C11 was designed specifically to support RCU, but the “right” semantics of release-consume is still a matter of debate, and at present most C compilers do not implement it differently from release-acquire [14]. Third, release-acquire semantics is “reasonable”, in the sense that one can reason about it using a more restricted version of the kinds of reasoning principles that hold under SC semantics. This claim was substantiated formally by recent work of Turon et al. [17] on a logic called GPS, which supports Hoare-style verification of C11 programs under release-acquire semantics. Here, we leverage (a mild extension of) GPS in our verification, while simultaneously demonstrating a much more significant case study for the use of GPS than any that Turon et al. previously considered.

Above and beyond our formal verification of RCU in GPS (described in full formal detail in our technical appendix [1]), an important contribution of this work is the proof idea itself, and it is the elucidation of this proof idea that is our main goal in this paper. Previously, the correctness of RCU has been argued using the concept of a grace period during which reader threads may finish accessing an old node before it is deallocated. Indeed, Gotsman et al.’s proof in the SC setting depends on an extension of separation logic with a temporal “since” operator to formalize grace periods. In contrast, our proof avoids any such extension; we rely instead on GPS’s notion of per-location protocols, which describe how the state of a shared memory location may evolve over time. Using per-location protocols, Turon et al. showed how to formalize...
the folklore intuition that release-writes and acquire-reads support
a form of message passing between threads. We in turn show how
such message passing provides a self-sufficient explanation of how
RCU works—e.g., of how the writer tells the readers which nodes
have been deallocated, or how the readers tell the writer that they
will no longer access them. No additional mechanism is required.
In the rest of the paper, we present the semantics of release-
aquire (§2), our implementation of RCU and why intuitively it
works (§3), our specification of RCU and why it is useful (§4), a
review of GPS with some minor extensions (§5), a high-level
description of our verification of RCU in GPS (§6), and discussion
of related work (§7).

2. Release-Acquire Semantics
Our implementation of RCU uses a simple imperative while-
language extended with C11’s release-acquire memory operations.
In this section, we try to give some intuition for the semantics
of these operations. Thorough, formal presentations of the C11
memory model can be found in Batty et al. [3] and Vafeiadis et al.
[20].

The C11 standard divides memory accesses into two types—
atomic and non-atomic—and we will say that a memory location is
atomic (resp. non-atomic) if all accesses to it are of that type. Non-
atomic accesses are the default variety, appropriate for most use
cases: they are fast and do not require the compiler to emit special
synchronization instructions, but the standard says that the behavior
of a program is undefined if it involves racy non-atomic accesses (i.e.,
two unordered non-atomic accesses to a single location, at least one
of which is a write). Thus, the onus is on the programmer to employ
enough synchronization to ensure that there are no non-atomic data
races.

One way of implementing such synchronization is using atomic
locations, which are intended for racy access. The C11 standard
lets programmers annotate reads and writes for atomic locations
with different consistency level options, ranging from sequentially
consistent (SC) to fully relaxed, depending on how cheap they want
the accesses to be and how much instruction reordering they can
tolerate.

We focus here on only two of these options: release writes
and acquire reads. When a thread performs a release write, and
another thread observes that write via an acquire read, the operations
that precede the write are guaranteed to “happen-before” the read.
This kind of “transitive visibility”, as it is often called, allows
programmers to use release-acquire to implement a message-passing
idiom.

For example, consider the following contrived yet illustrative
code (which we will show how to verify in §5):

\[
\begin{align*}
[x]_{na} &: = 37; \\
[y]_{rel} &: = 1; \\
\text{while } ([rf]_{acq} != 1) \{ \\
& \text{/* spin */} \\
\} \\
[x]_{na} &:= 49; \\
\end{align*}
\]

Here, we have two non-atomic memory locations, \(x\) and \(y\), and
two atomic “flags”, \(lf\) and \(rf\). We write \([x]_{na}\) to indicate a non-
atomic operation on location \(x\), and \([lf]_{rel}\) and \([rf]_{acq}\) for release
and acquire operations on \(lf\). The code on the sides of the vertical
bars represents two different threads, and initially we assume that
all locations contain 0.

The effect of this code is to pass control of the non-atomic
location \(x\) from the left thread to the right thread and back.
The left thread initializes location \(x\) with value 37, and then sets its flag
\(lf\) to 1 with a release write, to signal that the right thread can now
access \(x\). The right thread checks if \(lf\) is set to 1, and if so, it reads

the value of \(x\) (non-atomically) and sets \(y\) to that value; otherwise,
sets \(y\) to 25. Because the non-atomic write of 37 to \(x\) preceded
the release write to \(lf\), and the matching acquire read of \(lf\) as 1 (if
it occurred) preceded the non-atomic read of \(x\), we will be able to
establish: (1) the write to \(x\) happened before the read of \(x\), so there
is no data race on \(x\), and (2) as a postcondition, \(y\) may either point
to 25 or 37, but not 0. After the second thread finishes accessing \(x\),
its release write of 1 to \(rf\) to signal to the left thread that it is
done. The first thread spins until it observes this write. At this point,
it knows it can safely update \(x\) again because the second thread’s
read of \(x\) must have happened already.

In the previous example, the two threads synchronized their
operations via release writes to the atomic locations \(lf\) and \(rf\) to
send messages back and forth, and acquire reads to receive them.
In contrast, here is an example based on the classic “Dekker’s
algorithm” for mutual exclusion [6], which is safe under SC but not
under release-acquire:

\[
\begin{align*}
[x]_{rel} &:= 1 \\
\text{if } ([y]_{acq} == 0 \text{ then} } \\
[z]_{na} &:= 1 \\
\end{align*}
\]

Here, the left thread does a release write to set \(x\) to 1, while the right
thread does the same for the non-atomic \(z\).

Under an SC semantics, one of the thread’s writes must happen
before the other: that thread “wins” and may write to \(z\). For instance,
if the left thread reads \(y\) and sees 0, it concludes that the right thread
has not written to \(y\) yet, so the left thread knows it has won the race.
However, under release-acquire, the writes to \(x\) and \(y\) are unordered,
and it is possible for the left thread to read 0 from \(y\) and for the right
thread to read 0 from \(x\) in the same execution. If this happens, they
will both try to write to \(z\), resulting in a data race.

Informally, if we think in terms of message passing, this example
is unsound because it tries to conclude something from the negative
fact that a message has not yet arrived. To be safe, under release-
acquire, we can only draw sound conclusions from the positive
information that a message has arrived, as in the first example. Later
in §5, we will see how this intuitive reasoning is formalized in GPS.

3. RCU
We now describe how RCU can be implemented for a singly linked
list using the release-acquire memory operations. In explaining
the algorithm, we focus on how the orderings imposed by pairs of
release-acquire operations ensure that there are no data races. In
each case, we can informally describe these operations in terms of
how they send messages between the threads. In §6 our proof will
make this message-passing explanation precise.

A simplified part of our verified implementation is presented in
Figure 1. Nodes in the list are records with two fields. The data
field contains the contents of the node, and \(1\text{ink}\) is a pointer to the
next node in the list.

**Initialization** A new RCU instance is created by calling \(\text{rcuLev}\).
This returns a pointer \(q\) to the metadata for the RCU instance,
which consists of a counter for the writer (\(q + v\text{counter}\)), an array
of counters for the readers (\(q + r\text{counters}\), which we describe below),
a field containing a pointer to the head of the list (\(q + 1\text{ink}\)),
and a pointer to a structure used for a custom allocator that recycles
deallocated nodes (\(q + f\text{free}\)). The counters all start at 0, and the
\(q + 1\text{ink}\) field is initially a null pointer.

**Reading** The readers access the nodes in the list in a loop that
maintains a current pointer into the list. They start the traversal by
calling \(\text{rcuReadStart}\) to get the first pointer to the head of the list.
This does an acquire read on \(q + 1\text{ink}\) and returns the result.
Then, within a loop, they check that their current pointer is not null, and if so, access the value stored at the node and the next node by calling rcuReadNext with their current pointer as \( p \). The function simply reads off the data and link fields of \( p \) and returns the results. While the data field is read non-atomically, the link field is accessed by an acquire read—this ensures correct synchronization with the writer.

**Updating the list** We now explain how the writer modifies the list by walking through an example shown in Figure 2. It depicts the linked list, as well as the counters in the RCU metadata. The writer thread and one reader thread are represented by diamonds labeled “W” and “R”. To represent messages being passed from one thread to the other through a location, we draw a dashed arrow from the sender to the location and another from the location to the reader.

Suppose the writer wants to change the value in the second node of the linked list shown in Figure 2a. To do so, it calls rcuNodeUpdate\((q, x, p, v)\), where \( q \) is a pointer to the RCU metadata, \( x \) is a pointer to the node that it wants to modify, \( p \) is a pointer to the previous node, and \( v \) is the new value for the node. This function first allocates a new node by calling rcuAlloc\((q)\) (not shown in the figure). Next, the writer copies the old node’s link field, and sets the updated value as in Figure 2b. Then, it updates the previous node’s link field with a release write so that it points to the new node (line 20), rendering the old node unreachable as shown in 2c.

**Figure 1.** A concurrent linked list with a single writer implemented using QSBR RCU.

**Figure 2.** Illustration of updating a node in the list using RCU.
Release-Acquire Pair 1 (link field): The ordering imposed by the release writes and acquire reads on the link fields ensures that the initialization of the node precedes the readers’ accesses. In other words, the writer passes a message to the readers saying that the next node is safe to access.

Similar synchronization points occur when writers append new nodes onto the end of the list with rcuNodeAppend or delete a node from the list with rcuNodeDelete.

Deallocating the old node: After completing the release write in Figure 2c, the writer calls rcuSynchronize to wait until no readers can access the old copy any longer, so that it can deallocate the removed node. There are a number of ways to implement rcuSynchronize without sacrificing reader performance. The code in Figure 1 uses Quiescent State Based Reclamation (QSBR) [5].

In QSBR, the writer begins the synchronization operation by incrementing its counter (line 30 and Figure 20). It then repeatedly reads each reader counter in turn until they all match the writer counter’s new value. When readers are not accessing the list (that is, they are quiescent), they periodically call rcuQuiescentState, which examines the writer’s counter and copies its value into the reader’s counter (Figure 2e). Once the writer sees that every reader’s counter matches its own, it knows they have all entered a quiescent state since the old node became unreachable. This means that if the readers access the list in the future, they will not access the old node, so the node can be safely deallocated (Figure 2f).

These counter fields must be atomic, because the readers will try to concurrently read the writer’s counter as the writer is incrementing it, and vice-versa. Both counters are involved in a release-acquire synchronization:

Release-Acquire Pair 2 (rcounter field): The synchronization between the write on line 30 and the read on line 34 guarantees that once the reader sees the updated counter, it will see the update that made the old node unreachable (line 20). When the writer increments its counter, it publishes the fact that a node has been made unreachable together with a request for permission to deallocate the node.

Release-Acquire Pair 3 (rcounters + tid field): When the readers update their counters to match the writer’s on line 35, they acknowledge the writer’s request by giving up their own permission to access the unreachable node. The release-acquire ordering ensures that any accesses the reader was doing before calling rcuQuiescentState all finish before the writer proceeds to deallocate the node.

Memory management: After calling rcuSynchronize, the writer calls rcuFree (not shown in Figure 1; see the appendix [1]). Earlier work on formally specifying the C11 memory model [3] did not address the semantics of free. Since our focus is on RCU rather than the behavior of deallocation in C11, we have opted to remain within the scope of what we can formalize—we thus hand-roll our own naive, ad hoc memory reclamation routine in rcuFree. The call to rcuFree adds the address of the old node to a pool. The implementation of rcuAlloc (again, see the appendix) first tries to remove an address from the pool and return it. If the pool is empty, it calls malloc().

In this simplified version of our implementation, there is a fixed number of readers, N, and the writer immediately synchronizes and deallocates the old node as soon as it performs an update. In the full version verified in the appendix, we allow the readers to register themselves dynamically and let the writer batch its deallocations for efficiency.

\[
\begin{align*}
\{\text{true}\} & \\
rcuNew() & \\
\{q.\exists H.\text{WriterSafe}(q, (q, \text{null}))\} & ^\times \text{ReaderSafe}(q, H, tid) \quad \text{tid} < N
\end{align*}
\]

\[
\begin{align*}
\{\text{WriterSafe}(q, L \cdot (p, v) \cdot L')\} & \\
[p + link]_{acq} & \\
\{p'.\text{WriterSafe}(q, L \cdot (p, v) \cdot L') \land ((p' = 0 \land L' \equiv \text{nil}) & \lor (p' \neq 0 \land \exists L'', v'. L'' = (p', v') \cdot L''))
\}
\end{align*}
\]

\[
\begin{align*}
\{\text{WriterSafe}(q, L \cdot (p, v) \cdot L') \land v \neq \text{null}\} & \\
[p + data]_{acq} & \\
\{x. x = v \land \text{WriterSafe}(q, L \cdot (p, v) \cdot L')\} & \\
\{\text{WriterSafe}(q, L \cdot (p, v)) = \square P(v')\} & \\
rcuNodeAppend(q, p, v') & \\
\{x. \text{ReaderSafe}(q, L \cdot (p, v) \cdot (x, v'))\} & \\
\{\text{WriterSafe}(q, L \cdot (p, v)) = \Box P(v)\} & \\
rcuNodeDelete(q, x, p) & \\
\{\text{ReaderSafe}(q, H, tid)\} & \rcuReadStart(q) \\
\{p. \text{ReaderSafe}(q, H, tid) = \Box \text{SafePtr}(q, H, p)\} & \\
\{\text{ReaderSafe}(q, H, tid) = \Box \text{SafePtr}(q, H, p) \land p \neq 0\} & \rcuReadNext(q, p) \\
\{(v, p'). \text{ReaderSafe}(q, H, tid) = \Box \text{SafePtr}(q, H, p') \land \square P(v)\} & \\
\{\text{ReaderSafe}(q, -, tid)\} & \rcuQuiescentState(q, tid) \quad \exists H'. \text{ReaderSafe}(q, H', tid)
\end{align*}
\]

Figure 3. Specifications of the RCU operations.

4. RCU Specification

GPS [17] lets us prove Hoare-style triples of the form:

\[
\{P\} e \{x, Q\}
\]

asserting that if a thread starts with the resources described by P and executes expression e, then:

- The execution of e is guaranteed to be free of memory errors (e.g. accessing uninitialized data) and non-atomic data races.
- If e terminates with value V, then \([V/x]Q\) describes the thread’s resources afterward.

Later, we will review the logical mechanisms that GPS provides for proving these triples. For now, we describe the specification for RCU that we will prove. The full specification is shown in Figure 3. We assume some fixed predicate \(P(x)\) that we require to hold of values stored in the list. Any value inserted by the writer must satisfy this predicate, and readers are guaranteed that values they get out will also satisfy it. The RCU specification then employs three predicates which are defined in terms of underlying GPS primitives but can be treated abstractly by a client: WriterSafe(q, L), ReaderSafe(q, H, tid), and SafePtr(H, p).

WriterSafe(q, L) represents the permissions owned by the writer. The logical list L is of the form \((q, \text{null}) \cdot (l_1, v_1) \cdot \ldots\)
(l_2, v_2) \cdots (l_n, v_n)$, where $l_i$ is a pointer to the $i$th node in the list, and $v_i$ is the value stored in the data field of that node. The predicate says that for the RCU structure with metadata at $q$, the physical list contains the nodes mentioned in $L$. We generate this permission when we create a new RCU instance, at which point $L$ consists only of $(q, \text{null})$. Accessing the link field of a pointer in $L$ just returns the next pointer in $L$. Each of the writer’s methods consumes this permission, and returns a version where the contents of $L$ have been modified accordingly.

ReaderSafe$(q, H, \text{tid})$ is the analogous permission for readers. From the perspective of the client code, $H$ is completely abstract: it simply represents the version of the list that the tid-th reader sees. SafePtr$(q, H, p)$ means that $p$ is a pointer to a properly initialized node. The specification for rcuReadStart says that it always returns a SafePtr. As the reader inspects the list using rcuReadNext, $p$ must be a non-null SafePtr, and when the call returns, it returns another SafePtr.

When the reader calls rcuQuiescentState$(q)$, it gives up its current ReaderSafe$(q, H, \text{tid})$ and receives ReaderSafe$(q, H', \text{tid})$ in return, for some fresh $H'$. This makes any previous SafePtr assertions unusable, and forces the reader to start again at the head of the list by getting a new SafePtr from rcuReadStart.

Finally, note that some predicates $(P$ and SafePtr) are “boxed”, i.e., appearing under a $\Box$ modality. This means that these predicates denote “duplicable facts” (with the property that $\Box Q \Leftrightarrow \exists Q \ast Q$) as opposed to uniquely owned permissions, a distinction that will be explored further in the next section.

5. GPS

In this section, we briefly review some of the key mechanisms in GPS that we will use in verifying our RCU implementation. We then illustrate their use on the simple message-passing example from §2. Although the example is contrived, its verification closely mirrors the main attraction.

Ownership of non-atomics The assertion $x \leftrightarrow v$ says that $x$ is a non-atomic location pointing to the value $v$. This assertion is precisely the standard points-to assertion of separation logic [15]: whenever assertions $x \rightarrow v$ is the exclusive “owner” of $x$, and has the freedom to read and write it arbitrarily.

Here, we also extend GPS slightly to support fractional permissions [4] on non-atomic locations. We annotate the points-to relation with a permission $k$, which is an element of a permission algebra [18]. This algebra is a set with a distinguished element $\top$, representing “full” permission, and a partial operation $\oplus$ for combining permissions. Now, $x \oplus v$, where $k \neq \top$, denotes only ownership of a partial permission to access $x$, which means the ability to read $x$ but not write it. The initial (full) owner of $x$ may thus split up its ownership assertion into pieces to be given out to readers, and then later on collect those pieces to reconstitute the full permission so that it can update $x$. Crucially, though, with neither full nor fractional ownership is it possible for one thread to read $x$ at the same time another may be writing it: thus, we guarantee absence of data races on non-atomics.

In the RCU proof, since we assume one writer and a fixed number of readers, $N$, our permission algebra will be sets of thread IDs, with $\top = \{0, \ldots, N\}$ and $\oplus$ defined as disjoint set union. We write $x \leftrightarrow v$ (for $0 \leq \text{tid} \leq N$) as shorthand for $x \oplus_{\text{tid}} v$, the partial permission for thread tid to read $x$ (thread $N$ is the writer).

Protocols for message passing via atomics Unlike non-atomics, atomic locations are meant to be read and written simultaneously. We therefore cannot make any stable assertions about the precise contents of an atomic location, but we can assert something about how those contents are permitted to evolve over time. We call such an assertion a protocol assertion, $[x : v]$. It asserts two things, First, it says that $x$ is governed by the protocol $\tau$. This protocol consists of a partially ordered set of logical states $S$ that $x$ can be in, together with an interpretation function $\tau(s, v)$ that says what assertion must hold when $x$ is in logical state $s \in S$ and stores value $v$. Second, the protocol assertion says that $x$ is at least in state $s$ of its protocol. This assertion is a duplicable fact, and may thus be shared freely between threads, because GPS requires writes to $x$ to always advance the state of its protocol—so once $x$ is at least in state $s$, it will remain so forever.

Through their interpretation functions, protocols offer a way for threads to pass messages to each other. Specifically, suppose two threads both know $[x : v]$. When one of the threads writes $v$ to $x$, it must be able to prove that $\tau(s', v)$ holds for some future state $s'$ of $x$. Subsequently, when the other thread performs a read on $x$, observing value $v$, it will learn that there is some future state $s'$ such that $\tau(s', v)$ holds. The protocol has thus served to transmit the knowledge of $\exists s' \ni s. \tau(s', v)$ from one thread to the other.

Exchanges for ownership transfer While protocols support the transfer of knowledge (i.e., duplicable facts) between threads, exchanges support the transfer of exclusive ownership of resources between them. This will be very important when verifying our message-passing example (see §5.2 below), wherein we want to pass exclusive ownership of $x \leftrightarrow 37$ back and forth between the two threads.

The exchange mechanism is very simple. Suppose $P$ and $Q$ are assertions such that $P \ast P \Rightarrow \text{false}$ and $Q \ast Q \Rightarrow \text{false}$, i.e., they denote exclusive ownership, so two threads cannot assert $P$ simultaneously (and likewise for $Q$). We write $\sigma : P \leftrightarrow P$ to say that $\sigma$ is the name of an exchange between $P$ and $Q$, and we write $\text{exch}(\sigma)$ to represent the assertion that the exchange $\sigma$ has been created. The idea is that $\sigma$, once created, represents an invariant governing some shared state, which asserts that that shared state either satisfies $P$ or it satisfies $Q$. Once created, the $\sigma$ invariant is enforced permanently, and thus the assertion $\text{exch}(\sigma)$ is duplicable knowledge that can be freely shared amongst threads.

To see how exchanges support ownership transfer, suppose thread 1 owns $P$, thread 2 owns $Q$, and thread 1 wishes to transfer ownership of $P$ to thread 2. Thread 1 can create the exchange $\sigma$ by giving up ownership of $P$ to the exchange, thereby learning $\text{exch}(\sigma)$ in return. It may then use release-acquire message passing (as described above) to inform thread 2 of the knowledge that $\sigma$ exists. Since thread 2 owns $Q$, it can then give up $Q$ in exchange for $P$. These logical ownership transfers are summarized as follows:

$$(P \ast Q) \Rightarrow \text{exch}(\sigma) \Rightarrow P \land \text{exch}(\sigma) \Rightarrow Q \Rightarrow Q \ast \text{exch}(\sigma) \Rightarrow P$$

Note that the assumption that assertions $P$ and $Q$ are exclusive (non-duplicable) is essential in order to ensure that there is a unique recipient of the ownership transfer. For instance, if $Q$ were some duplicable fact, then multiple threads would be able to exchange $Q$ for $P$, which would result (unsoundly) in multiple threads gaining simultaneous ownership of $P$.

Ghost PCMs for encoding auxiliary state Ghost (or auxiliary) state is a ubiquitous mechanism in program logics, enabling the verifier to record and manipulate additional logical state beyond the physical state manipulated by the program itself. GPS supports a

1 The original version of GPS featured a slightly more limited primitive called escrows. Exchanges generalize escrows to support bidirectional transfer.
At the start of the proof, we associate the flags \(lf\) and \(rf\) with the left and right flag protocols \(LFP\) and \(RFP\), respectively (explained below). We also create the left and right permission tokens, \(l\text{tok}\) and \(r\text{tok}\), and give the left and right threads exclusive ownership of their respective tokens.

**Step 1** (Fig. 4a): The left thread first sets \(x\) to 37. It then wants to transfer ownership of \(x\) to the right thread. To do so, it creates the exchange \(L\). By giving up ownership of \(x\) to \(L\) to the exchange, it gains the knowledge \(L\) and \(L\) that \(L\) exists.

**Step 2** (Fig. 4a): The left thread now wants to send its knowledge of \(L\) to the right thread by setting its flag, \(lf\). To reason about this, we use the left flag protocol \(LFP\). This protocol asserts that \(x\) is initially 0, and that it may be set to 1 at any time. It also asserts that when \(lf\) is set to 1, it must be the case that the exchange \(L\) holds. Since the left thread knows \(L\), it is free to update \(lf\) to 1 (Fig. 4d) by giving up ownership of \(L\) to \(L\) (Fig. 4c).

**Step 3** (Fig. 4b): The right thread may or may not observe that \(lf\) has been set to 1. In case it does not observe it, this and the next step are skipped. In case it does observe it, it learns that the left permission token, \(l\text{tok}\), is set to 1. It then uses \(L\) to exchange its own permission token, \(r\text{tok}\), for ownership of \(x\) to 37. Now that it owns \(x\), it can safely read it and be sure that it will see the value 37.

**Step 4** (Fig. 4b): The right thread now wants to transfer ownership of \(x\) back to the left thread. To achieve this, its first step is to perform the reverse trade on \(L\) by putting ownership of \(x\) to 37 back under control of \(L\) in return for its permission token \(r\text{tok}\). **Note:** At this point, regardless of whether Steps 3 and 4 were performed or not, \(y\) points to either 25 or 37, as desired.

**Step 5** (Fig. 4c): The right thread next creates the exchange \(RX\) by transferring its permission token \(r\text{tok}\) into the exchange. In doing so, it learns \(exch(RX)\).

**Step 6** (Fig. 4c): The right thread now wants to send its knowledge of \(exch(RX)\) to the left thread by setting its flag, \(rf\), to 1. To reason about this, we use a right flag protocol, \(RFP\), that is very similar to the left flag protocol, \(LFP\), the only difference being that it transfers its knowledge \(L\) to the left permission token, \(l\text{tok}\). The right thread may thus set \(rf\) to 1 because it knows \(RX\) exists.

**Step 7** (Fig. 4d): The left thread loops until it observes that \(rf\) has been set to 1. Once it observes it, it knows that the right permission token must be in state 1 and thus that \(RX\) exists. It then uses \(RX\) to exchange its own permission token, \(l\text{tok}\), for the right permission token, \(r\text{tok}\).

**Step 8** (Fig. 4d): Finally, the left thread uses its original \(L\) exchange to trade the right permission token, \(r\text{tok}\), for ownership of \(x\) to 37. It now knows that it has exclusive ownership of \(x\) and may therefore safely modify it again.
6. RCU Proof Overview

In §5, we saw how protocols and exchanges could be used to implement message passing and ownership transfer. We now use these mechanisms to formalize the intuitive explanation we gave for RCU in §3.

There are two important ownership transfers involved in RCU: the writer transfers fractional ownership of nodes to readers when the nodes are added to the list, and readers transfer the fractional ownership of deleted nodes back to the writer during synchronization. The astute reader may note, however, that these nodes consist of both a non-atomic (data) field and an atomic (lnk) field, but in §5 we only discussed fractional ownership of non-atomic. Indeed, what does it even mean to “own” an atomic location, given that protocol assertions on atomic locations are duplicable?

We will return to this subtlety in §6.1; first, we will explain at a high level how protocols and exchanges are used in the steps of the algorithm, glossing over the details of ownership for atomic. Figure 6 shows the message passing and ownership transfer involved in the release-acquire pairs in terms of the predicates and exchanges used in the proof. Figure 7 contains the formal definitions. Note that these definitions refer to various pieces of ghost state (used in the proof. Figure 7 contains the formal definitions. Note that in the release-acquire pairs in terms of the predicates and exchanges used in the steps of the algorithm, glossing over the details of ownership for atomic). Projected from these definitions is just a record collecting together all the abstract node ID, i.e., a set of tokens that the writer starts enabling us, for instance, to use one-time token permissions to pass ownership of x back and forth between writer and readers, even though the physical x may in fact be passed back and forth multiple times if it is recycled.) This ID i will designate a token that a reader will have to use to get access to the node. The writer then splits the ownership of x + data and x + lmk into fractional pieces for the readers. For each reader thread t < N, it transfers the fractional pieces designated for reader tid into an exchange, PermX(Γ, x, tid, i). The other side of this exchange is the (tid, i) token from the Γ.rxtok ghost state. Reader tid begins by owning all of the {tid} × N of these tokens. (Compare this with the LX exchange created in Step 1 of the example in §5.2.)

Step 2 (Fig. 6b): We set up a protocol LLP on the lmk field, which formalizes Release-Acquire Pair 1 from §3. When the writer updates the lmk field of the parent p to point to x, it will store the knowledge that each PermX(Γ, x, tid, i) exchange has been created. (Compare this with LFP in Step 2 in §5.2.)

Step 3 (Fig. 6c): When reader tid reads p + lmk, it will learn about PermX(Γ, x, tid, i), and use its Γ.rxtok token to get access to x’s fields.

Step 4 (Fig. 6d): When the reader is done with the node, it uses PermX in the opposite direction to get its Γ.rxtok token back. (Compare this with the previous step with Steps 3 and 4 in §5.2.)

Step 5 (Fig. 6e): Now, suppose later on the writer has deleted the node at location x, where x is associated with abstract node ID i, and now the writer wants to deallocate it. To do so, it increments wcounter, which in turn is governed by protocol WCP (formalizing Release-Acquire Pair 2 from §3). It stores SnapshotValid(H), which asserts that the abstract IDs for the nodes in the list are in fact in the state suggested by the “history snapshot” H. We explain history snapshots in §6.1, but intuitively, they represent the history of updates to the list, and H here is the most up-to-date history. In particular, since x has been deleted from the list, H here will mark x as a dead node. When reader tid sees the updated writer’s counter, it infers that the writer wants to deallocate x because H marks x as dead.

Step 6 (Fig. 6f): For each of the abstract nodes i that the writer has requested for deallocation, the reader creates a ModX(Γ, tid, i) exchange, into which it transfers its (tid, i)-th Γ.rxtok. The other side of the exchange is a corresponding (tid, i) token from Γ.wxtok. Here, Γ.wxtok is a set of tokens that the writer starts with, which it uses to retrieve the reader’s tokens. (Compare with the creation of the RX exchange in Step 5 in §5.2.)

Step 7 (Fig. 6g): The reader transmits its knowledge of the existence of these ModX exchanges by updating its counter, rcounters + tid. This counter is in turn governed by protocol RCP(Γ, tid),
formalizing Release-Acquire Pair 3 from §3. (Compare with the use of protocol RFP in Step 6 in §5.2.)

Step 8 (Fig. 6g): As the writer sees the updated rcounters + tid fields, it uses each ModX(tid, i) it learns about to exchange its own (tid, i)-th Γ. rxtok token for the corresponding (tid, i)-th Γ. rxtok token. (Compare with the exchange that occurs in Step 7 in §5.2.)

Step 9 (Fig. 6g): Finally, it uses these Γ. rxtok tokens with the PermX(Γ, x, tid, i) exchange to get back all the fractional permissions for x. After it has done this for the counter token, it will have collected the full permission for x, and it may deallocate the node. (Compare with the final Step 8 in §5.2.)

In the remainder of this section, we first present some more detail about the ghost state constructions needed in the proof, including those needed to account for ownership transfer of atomic data (§6.1). We then explain the definitions of the abstract predicates ReaderSafe and SafePtr (from the spec in Figure 3) and sketch why the reader specifications are correct (§6.2). We conclude with a brief discussion of the extensions to our basic RCU implementation that are supported by our full verification (§6.3). The definition of WriterSafe and the full Hoare-style proofs are given in the appendix.

### 6.1 Ghost State

Our proof uses ghost state in three ways: (1) as permission tokens for exchanges, (2) to control the progress of protocols, and (3) to track the state (and more generally the history) of the linked list.

**Exchange tokens** We have the Γ. rxtok and Γ. wxtok tokens for the PermX and ModX exchanges. As we want a fresh token for each thread and for each abstract node ID, we take the PCM to be the powerset of \(\{0, \ldots, N - 1\} \times \mathbb{N}\) with disjoint union as composition. Reader tid starts with the set \(\{tid\} \times \mathbb{N}\) of Γ. rxtok. Meanwhile, the writer starts with all of the Γ. wxtok.

**Protocol state tokens** Each thread has a counter which it alone is allowed to modify. The way we enforce this is by giving the thread a set of tokens, one for each state in the protocol associated with the counter. The interpretation function for the protocol then requires that to move to state s, the thread must give up the token which matches s. The thread begins with all of these tokens and deposits one each time it updates its counter. It knows that no other thread could have concurrently updated its counter, because it owns the unique token needed for the update.

For RCU, we use the powerset of \(\{0, \ldots, N\} \times \mathbb{N}\) PCM for these tokens. The instance of this PCM is called Γ. etok for “counter token”. Reader tid starts with \(\{tid\} \times \mathbb{N}\), and the writer starts with \(\{N\} \times \mathbb{N}\). Then, we set up the interpretations of the WCP and RCP protocols for the counters so that each counter can only be updated to value v by the thread tid holding the appropriate counter token.

**Master/snapshot PCM** We will use a particular PCM construction to track the history of various objects in the RCU proof. The construction is a variant of the authoritative monoid described in Jung et al. [9]. This PCM allows a thread to update the history of an object by extending a non-duplicable “master” view of it. The PCM will also contain duplicable elements called “snapshots”, which are partial, possibly stale, histories of the object. Readers use knowledge of these snapshots to establish lower bounds on the object’s state.

Suppose \(P\) is a poset that represents a state transition system for some object. Suppose further that \(P\) has a least element, as well as an additional ordering property that for all \(x, y, z \in P\), if \(x \leq z\) and \(y \leq z\), then either \(x \leq y\) or \(y \leq x\). We can then define a PCM whose elements have the form Master_{k}(p) and Snapshot(p), where \(p \in P\) and \(k\) is a partial permission. Composition for this PCM is defined as follows (if the r.h.s. is undefined, so is the composition):

\[
\text{Master}_{k}(p) \cdot \text{Master}_{k'}(p') \equiv \text{Master}_{k\oplus k'}(p), \quad \text{if } p = p'
\]

\[
\text{Snapshot}(p) \cdot \text{Master}_{k}(p') \equiv \text{Master}_{k}(p'), \quad \text{if } p' \leq p
\]

\[
\text{Master}_{k}(p) \cdot \text{Snapshot}(p') \equiv \text{Master}_{k}(p), \quad \text{if } p' \leq p
\]

\[
\text{Snapshot}(p) \cdot \text{Snapshot}(p') \equiv \text{Snapshot}(\max(p, p'))
\]

We will write Master(p) as an abbreviation for Master_{\top}(p) (the full master permission).

To see why this construction is useful, imagine the RCU writer owns Master(p). This enables the writer to do two things. First, owning Master(p) entitles the writer to update it to any Master(p') such that \(p' \geq p\). Formally, this is justified by GPS’s “frame-preserving ghost update rule”, which says that the update is valid so long as any PCM elements compatible with Master(p) are also compatible with

---

**Figure 7.** Exchanges and protocols for RCU.
Master($p'$). This “frame-preserving” condition guarantees that the writer’s update does not invalidate the knowledge of other threads, and it holds here because indeed the only snapshots Snapshot($p'$) compatible with Master($p$) must have $p'$ $\leq p$. Second, since Master($p$) = Master($p$) $\cdot$ Snapshot($p$), owning Master($p$) entitles the writer to fork off as many copies of Snapshot($p$) as needed and transmit knowledge of them to readers through protocols. If a reader learns of Snapshot($p$) through such a protocol, it then knows that $p$ is a lower bound on the state of the object, i.e., that the master copy must be in a state $p'$ $\geq p$, and that if it ever learns of some other Snapshot($p''$), it must be that either $p'$ $\leq p'$ or $p'$ $\leq p$.

We will instantiate this definition with two different posets in the proof: the poset of action histories, which track the sequence of actions taken by the writer, and the poset of abstract node ID histories, which track the connection between a physical location and its logical proxies.

**Action histories** As part of Release-Acquire Pair 2, the writer needs to inform the readers that the node it wants to deallocate is no longer reachable. To do this, we record the history of the list as a piece of ghost state $H$, which is a list of abstract actions taken by the writer. Actions are of the form $\text{alloc}(l,i,i')$, $\text{upd}(i,i')$, or $\text{del}(i)$, where $l$ is a location, $i \in \mathbb{N}$ and $i' \in \{\mathbb{N} \cup \{\text{null}\}\}$. An action $\text{alloc}(i,i')$ action represents allocating $l$ and associating it with abstract node $i$, whose $\text{link}$ field points to $i'$ (which could be null). The $\text{upd}(i,i')$ action represents updating the $\text{link}$ field of node $i$ to point to $i'$. Finally, $\text{del}(i)$ indicates the writer’s intention to deallocate node $i$.

Given a history $H$ and an abstract location $i$, we can consider the subhistory of $H$ containing only actions of the form $\text{alloc}(-,i,-)$, $\text{upd}(-,i)$, or $\text{del}(i)$. We call this the subhistory of $H$ restricted to $i$, written $H_i$. For convenience, we treat $H$ as a partial function, writing $H^+(i) = \top$ if $\text{del}(i) \in H$, and $H^+(i) = i_0 \ldots i_k$ if $H_i = \text{alloc}(-,i_0) \cdot \text{upd}(-,i_1) \ldots \text{upd}(-,i_n)$. We can also consider the subhistory $H_i^c$ of $H$ containing only actions involving a physical location $l$. We define a similar partial function $H(l)$, written $H(l)_i = \{H_i | i \in \text{dom}(H_i)\}$.

If the first action in $H$ is $\text{alloc}(-,i,-)$, $\text{upd}(-,i)$, or $\text{del}(i)$, we say that the base of $H$, written $\text{base}(H)$, is $i$. The base($H$) is the abstract location corresponding to $q + \text{link}$, the pointer to the head of the list. We define dead($H$) to be the set of all $i$ such that $H(i) = \top$ and live($H$) $\cong$ dom($H$) \setminus dead($H$). We restrict the set of histories to “well-formed” ones, in which no node ever points to a dead node or an uninitialized node.

Histories can be ordered by saying that $H_1 \leq H_2$ if $H_1$ is a prefix of $H_2$. This ordering satisfies the following monotonicity properties, which we will use later in §6.2. If $H_1 \leq H_2$, then:

1. dead($H_1$) $\subseteq$ dead($H_2$), dom($H_1^c$) $\subseteq$ dom($H_2^c$), and dom($H_1$) $\subseteq$ dom($H_2$).
2. If $i \in$ dom($H_2$), then $(H_1)_i \leq (H_2)_i (l)$, and if $i \in$ live($H_1$) $\cap$ live($H_2$), then $(H_1^c)_i \leq (H_2^c)_i$.

It also satisfies the specific ordering property needed to use the master/snapshot PCM, i.e., that $H_1 \leq H_2$ and $H_2 \leq H_3$ imply $H_1 \leq H_3$ or $H_2 \leq H_3$. In our RCU proof, $\Gamma$-history is an instance of this snapshot PCM. The writer is the thread that owns the authoritative Master($H$), putting it in a privileged position. First of all, the thread is allowed to update the state of the history PCM to Master($H'$) so long as $H'$ $\geq H$, i.e., so long as the writer only extends the history with new actions that do not invalidate any existing snapshots. Second, the writer can copy off duplicable snapshots of this master, and then store them in the $q + \text{counter}$ and the $\text{link}$ fields of the nodes. Since these snapshots are duplicable, they can be passed to readers as part of the protocol for Release-Acquire Pair 2. If a reader has $\text{Snapshot}(H)$, it then knows that this snapshot $H$ is a lower bound on the state of the master history. Consequently, once the reader learns that an abstract node $i$ is in dead($H$), it knows that the master copy can never revive $i$ without violating dead set monotonicity, so it is safe for the reader to give up its read tokens for $i$ in Step 6 of the proof. Once an abstract node is dead, it stays dead.

**“Atomic ownership” and abstract node ID histories** In our explanation of the RCU proof, we described the PermX($\Gamma,l,tid,i$) exchange as a way to transfer fractional ownership of a physical node $l$ (with abstract ID $i$) back and forth between the writer and the $\text{tid}$-th reader. For the nonatomic data component of a node $l$, it is clear what this means: PermX serves to transfer the fractional permission $l + \text{data}_{tid}^l (v)$ (along with the knowledge of the per-item invariant $P(v)$) back and forth. However, as noted at the beginning of §6, it is not clear what it means to transfer (fractional) ownership of $l$’s atomic component—namely, its $\text{link}$ field. Atomic locations are not (fractionally) ownable: they are governed by shared protocols and may be read/written concurrently.

Indeed, when the writer transfers “ownership” of $l$ to reader $tid$, it does not actually transfer ownership of its atomic $l + \text{link}$ field, as this is not possible. Rather, the writer uses PermX to transfer several things which collectively suffice to enable the reader to safely access the $l + \text{link}$ field. First, it transfers the knowledge that $l + \text{link}$ has the LLP protocol (see Step 2 of the proof outline above, and more below). Second, it transfers the knowledge that the physical location $l$ is currently associated with abstract ID $i$ and that $l$ will not be re-copied and reassigned with any other abstract ID until the reader gives back its fractional ownership of the node to the writer. This is important because the reader will depend on $i$ being a logical proxy for $l$ in the proof; if $l$ were to be recycled prematurely, any reasoning that the reader did based on $i$ would not be sound.

Formally, we encode the knowledge about the association between physical locations $l$ and abstract IDs $i$—along with the permission to reassociate locations with new abstract IDs when they are recycled—as elements of a second master/snapshot PCM. For each $l$, we keep a list of which abstract node IDs it has been associated with. The head of the list represents the node’s current abstract ID. We can impose a partial ordering on these lists by saying that $\text{live}(l) \leq \text{live}^{'l}$ if $L$ is a suffix of $L'$. (This ordering satisfies the additional property needed to use the master/snapshot construction.)

When the writer first allocates a node at physical location $l$, it associates $l$ with a fresh abstract node ID $i$ by creating a new master instance $j$ of the above PCM, initialized to store the singleton list $[i]$. Via the PermX exchange, the writer then transfers fractional ownership of $j$ to each of its readers (i.e., it gives reader $\text{tid}$ $\text{Master}_j(l)$). With this fractional ownership in hand, the readers know that the writer cannot possibly reassociate $l$ with a different abstract ID (by advancing the state of $j$) because that would require it to own the full master copy of $j$.

Finally, the writer assigns $l + \text{link}$ the protocol LLP($\Gamma,l,j$). The states of this protocol are pairs of nonempty lists $(i_0,l_0,i_1,l_1)$, where the first component represents the list of abstract IDs that $l$ has been associated with ($i_0$ is the current one), and the second represents the sequence of nodes its $\text{link}$ field has pointed to during the period of $l$’s association with $i_0$. Note that the LLP protocol’s interpretation of this state includes a snapshot of the PCM instance $j$, with state $i_0 \cdot l_0$. When the readers read $l + \text{link}$, this snapshot, together with their fractional ownership of $j$, lets them conclude that $i_0$ is the same abstract ID $i$ that they know about from PermX.

During synchronization, the writer will collect all the fractional pieces of $\text{link}$ back, so that it can safely deallocate $l$. The writer maintains the invariant that it owns the full master $j$ for every node in the deallocated node pool. Hence, if the writer ends up recycling $l$ to represent a new node, it will be able to associate a fresh abstract node ID $i'$ with $l$ by pushing $i'$ onto the head of the list stored in $j$. 
6.2 Reader Abstract Predicates

We now give the parts of the definitions of ReaderSafe and SafePtr that are relevant for accessing nodes in the list:

\[
\text{ReaderSafe}(q, H, tid) \triangleq \exists i. q = q + \text{SnapshotValid}(\Gamma, H) \\
\begin{align*}
\text{ReaderSafe}(q, H, tid) & \triangleq \exists i. q = q + \text{SnapshotValid}(\Gamma, H) \\
\text{SafePtr}(q, H, p) & \triangleq \exists i. q = q + \text{SnapshotValid}(\Gamma, H) \\
\end{align*}
\]

The ReaderSafe(q, H, tid) predicate asserts that H is a valid snapshot and contains all the \(\Gamma\)-link tokens for thread tid except for the nodes that are dead in H. In addition, the reader is given partial “ownership” of q + link (whose abstract node ID is fixed to be base(H) since q + link is never deallocated). From this definition, it is clear how we lose ReaderSafe(q, H, tid) during rcuQuiescentState and get back ReaderSafe(q, H, tid) for some H2. During this function, the reader will transfer some of its \(\Gamma\)-link tokens into exchanges. However, it learns that SnapshotValid(H2) for some new H2, and only gives up tokens in dead(H2).

SafePtr(q, H, p) just says that if p is non-null, then there exists a PermX(\(\Gamma\), p, tid, i) exchange for some i \(\notin\) dead(H1). By the definition of ReaderSafe(q, H, tid), the reader thus knows that it must have \(\Gamma\)-link tokens (\(\Gamma\)-link) so it can use this, together with the PermX exchange, to gain access to the node located at p. From this we can see why the precondition for rcuReadNext is sufficient.

The postcondition for rcuReadNext requires us to prove that when the reader does an acquire read on p + link (line 9) and gets some value \(q\), then SafePtr(q, H1, p′) is also true. Now, we know from PermX(\(\Gamma\), p, tid, i) that p is associated with abstract node ID \(i\), since the exchange contains a piece of the master PCM element listing all the abstract IDs that p has been associated with. This list has the form \(i \cdot L\) for some L. Since this is part of the master copy, no other thread could have associated p with some new ID. When we read p + link, the protocol guarantees that if \(p' \neq 0\), then the protocol state is of the form \(i \cdot L, i' \cdot L'\), and there exists some snapshot of an H2 such that H2(i) = \(i' \cdot L'\) and (H2(i), p) = \(i \cdot L\). In addition, we also learn that there are PermX(\(\Gamma\), p, tid, i′) for each tid. This gives us most of what we need in order to establish SafePtr(q, H1, p′)—it merely remains to show that \(i' \notin\) dead(H1).

Now, because of the rules for snapshot composition, either \(H1 \leq H2\) or \(H2 \leq H1\). In the former case, we are done, because \(i' \notin\) dead(H2) and as noted in \(\S6.1\), dead sets grow monotonically. In the latter case, where \(H2 \leq H1\), the monotonicity properties mentioned in \(\S6.1\) give us that that \((H1,i),(p) \geq (H2,i),(p) = i \cdot L\). However, by SnapshotValid, the reader has a snapshot of the abstract IDs that matches \((H1,i),(p)\). Since this snapshot cannot be bigger than the master, we have \((H1,i),(p) \leq i \cdot L\). Hence, we must have that \((H1,i),(p) = i \cdot L\). In addition, from SafePtr(q, H1, p), we know that \(i' \notin\) dead(H1) and thus that \(H1'(i') \neq T\). Using SnapshotValid again, this means that the reader already had a protocol assertion about p + link that said it was at least in state \(i \cdot L, H1'(i)\). Therefore, we must have \((i \cdot L, H1'(i)) \leq (i \cdot L, i' \cdot L')\), which implies \(H1'(i) \leq i' \cdot L'\). Using the monotonicity properties from \(\S6.1\) once more, since \(H1 \geq H2\), we have that \(H2'(i) \geq H1(i)\) and so \(i' \notin\) dead(H1).

6.3 Extensions to the Basic RCU Implementation

The full version of RCU verified in the appendix contains two additional features:

- the writer batches together several node deallocations, and
- readers dynamically register themselves.

Supporting batched deallocation is straightforward. In the call to rcuNodeUpdate, the writer adds the old node to a deallocation stack. Then, when it wants to deallocate the stack, it performs rcuSynchronize, and gets the reader tokens for all nodes in the stack at once.

For dynamic registration, the RCU metadata contains an additional field, \(q + \text{numreaders}\), which is a counter storing the number of readers. To register, a reader does a fetch-and-increment on this field to get their tid. During rcuSynchronize, the writer reads \(q + \text{numreaders}\) and only examines the \(q + \text{counters}\) entries for registered readers. For the proof, we have a protocol on \(q + \text{numreaders}\) that initially contains ReaderSafe(q, H, tid) for all tid. During the fetch-and-increment, the reader takes out the ReaderSafe(q, H, tid) for the tid it gets assigned. Similarly, during rcuSynchronize, when the writer wants to deallocate the node currently associated with logical ID i, it takes out \(\Gamma\)-link(tid, i) for all tids that have not yet been assigned to registered readers.

7. Related Work

Consume reads. The C11 memory model also includes consume reads, which are weaker than acquire reads and cheaper to implement efficiently on the Power and ARM architectures. With acquire reads, everything following the read is guaranteed to happen after the things preceding the matching release write. However, with consume reads, only the things that have a data dependency on the value read are guaranteed to happen after. For example, consider:

\[
\begin{align*}
[x]_{na} := 25; \\
y_{na} := 37; \\
m_{real} := x; \\
[m]_{na} := [y]_{na};
\end{align*}
\]

In this example, the right thread’s read through the pointer p is guaranteed to happen after the write that initialized x, because this access depends on the value from the consume read of m. In contrast, the access to y is racey, because it does not have a data dependency, only a control dependency. This ordering is sufficient for RCU if the reader does consume reads on the link field, because the accesses to the fields of the node will depend on the pointer it reads. In fact, supporting RCU was a primary motivation for including consume reads in the C11 standard. However, the standard may be revised because the current rules for data dependency tracking are too complicated, and most compilers treat consume reads as acquire reads [14]. Once these revisions are finalized, we believe it should be possible to extend GPS with support for consume reads through a modality that tracks dependencies.

User-space RCU. Our implementation of RCU is based on that of Desnoyers et al. [5], who describe a number of RCU implementations, of which QSBR is one that provides highly optimized performance. Our implementation differs from theirs in a few ways. First, their implementation uses memory barriers rather than C11 concurrency primitives. At present, there are no program logics for C11 that are as rich as GPS (in its support for protocols) and that also handle release/acquire fences and relaxed accesses. However, we believe that, assuming some handling of such mechanisms is developed in the way we imagine should be possible, our message-passing explanation will still suffice, without requiring us to revert to the notion of a grace period (see below). In particular, if the appropriate logic existed, we believe the following relaxations would be possible without changing the basic structure of our proof:

- All the release writes in rcuNew (lines 2, 3, 4), the write at line 19 in rcuNodeUpdate, and the write at line 13 in rcuNodeAppend
could be made relaxed (or even non-atomic). In fact, these are initialization writes, so no explicit release fence is needed.

- The reads at lines 7 and 9 could be made consume reads, as explained above.
- The read at line 32 could be made relaxed, provided we add an acquire fence after line 33.
- The reads at lines 16, 24, and 28 could be made relaxed (or non-atomic) because only the same thread can write to the field. Doing so should not affect the proof, as no real ownership transfer is performed.

In addition, Desnoyers et al.’s implementation of QSBR allows readers to go “offline” for extended periods by setting their counter field to 0. The writer’s counter starts at 1, and when the writer performs rcuSynchronize, it checks that each reader’s counter either matches its own or is 0. Later, the reader can go back online by copying the writer’s counter value again. We left a proper treatment of this extension for future work because it requires a combination of weak-memory primitives and stronger synchronization operations (SC fences), for which no adequate verification techniques presently exist.

Other RCU verifications. Gotsman et al. [7] verify an RCU-based non-blocking stack implementation under a sequentially consistent memory model. Their RCU synchronization procedure is closer to exclusively using the offline/online feature of QSBR described above. They formalize the concept of a grace period, which is often used to informally explain RCU. A grace period is the length of time from when a node becomes unreachable until no readers are accessing it any longer. They show that this concept can be used to structure the proofs of related memory management techniques such as hazard pointers and epoch-based reclamation. Their proof uses a concurrent separation logic extended with temporal operators to make statements about the grace period. It would be interesting to try to add such temporal operators to a logic like GPS and see if a proof based on grace periods can be formalized in the setting of weak memory, but as we have shown, one can verify an RCU implementation even without them.

Alglave et al. [2] use a bounded model checker to examine a real implementation of RCU taken from the Linux kernel, which uses explicit hardware fences rather than the new C11 concurrency primitives. They apply their tool to a test harness running one reader and one writer concurrently, and verify (on several architectures) that the reader will not see malformed or uninitialized data. In contrast, we consider a simpler implementation of RCU, but provide a general proof of correctness against a modular Hoare-style specification.

Relaxed Separation Logic (RSL). One reason perhaps why there has been no prior work on formally verifying RCU in a weak-memory setting is that program logics for weak-memory concurrency have only begun appearing very recently. For instance, it was only in 2013 that Vafeiadis and Narayan [19] proposed RSL, the first program logic for the C11 memory model. RSL is a simpler logic than its sequel, GPS, and also less powerful: the GPS paper presents several examples that are beyond the scope of RSL. It is therefore instructive to consider whether we could have verified our RCU implementation using the simpler RSL. We cannot provide a definite answer whether this is possible or not, but we believe it is rather unlikely, given how heavily our proof relies on the rely-guarantee reasoning afforded by protocols, which is not directly supported in RSL.

Acknowledgments

This research was supported in part by an NDSEG fellowship from the US Department of Defense, by the Air Force Office of Scientific Research under Award No. FA9550-12-1-0370, by the EC FP7 FET project ADVENT, and by an internship from MPI-SWS. Any opinions, findings, and conclusions or recommendations expressed in this publication are those of the authors and do not necessarily reflect the views of the supporting organizations.

References

[1] Supplemental material for this paper available at the following URL: http://plv.mpi-sws.org/gps/rcu/.


A. Language

A.1 Syntax

\[
\begin{align*}
\text{Val} & \quad \mathit{V} \quad ::= \quad n \\
\text{OVal} & \quad \mathit{v} \quad ::= \quad x \mid V \\
\text{Exp} & \quad e \quad ::= \quad v \mid v + v \mid v = v \mid v \text{ mod } v \mid \text{let } x = e \text{ in } e \mid \text{repeat } e \text{ end} \mid \text{fork } e \\
\text{OrderCtx} & \quad O \quad ::= \quad \text{at} \mid \text{na} \\
\text{EvalCtx} & \quad K \quad ::= \quad [] \mid \text{let } x = K \text{ in } e \\
\text{Action} & \quad \mathit{\alpha} \quad ::= \quad S \mid A(\ell,.') \mid W(\ell,V,O) \mid R(\ell,V,O) \mid U(\ell,V,V) \\
\text{ActName} & \quad a \quad (an \text{ infinite set}) \\
\text{ActMap} & \quad A \quad \in \quad \text{ActName} \rightarrow \text{ActName} \times \text{Exp} \\
\text{Graph} & \quad G \quad ::= \quad (A,\text{sb},\text{mo},\text{rf}) \quad \text{sb}, \text{mo} \subseteq \text{dom}(A) \times \text{dom}(A), \text{rf} \in \text{dom}(A) \rightarrow \text{dom}(A) \\
\text{ThreadMap} & \quad T \quad \in \quad \mathbb{N} \rightarrow \text{ActName} \times \text{Exp}
\end{align*}
\]

Note: Formally, we use \( a \) as the notation for the memory ordering for both release release writes and acquire reads. However, when displaying programs in the main body of the paper, we have written rel and acq for clarity.

A.2 Semantics

Event steps \( e \overset{\alpha}{\rightarrow} e' \)

\[
\begin{align*}
& n + m \quad \overset{s}{\rightarrow} \quad k \quad k = n + m \\
& n \text{ mod } m \quad \overset{s}{\rightarrow} \quad k \quad k = n \text{ mod } m \\
& n == m \quad \overset{s}{\rightarrow} \quad 1 \quad n = m \\
& n == m \quad \overset{s}{\rightarrow} \quad 0 \quad n \neq m \\
& \text{let } x = V \text{ in } e \quad \overset{s}{\rightarrow} \quad e[V/x] \\
& \text{if } e \text{ then } e_1 \text{ else } e_2 \quad \overset{s}{\rightarrow} \quad e_1 \\
& \text{if } V \text{ then } e_1 \text{ else } e_2 \quad \overset{s}{\rightarrow} \quad e_2 \\
& \text{alloc}(n) \quad \overset{\Delta \ell(\ell+1)}{\rightarrow} \ell \\
& [\ell]_O \quad \overset{R(\ell,V,O)}{\rightarrow} V \\
& [\ell]_O := V \quad \overset{U(\ell,V,O)}{\rightarrow} 0 \\
& \text{CAS}(\ell,V_o,V_n) \quad \overset{V' = \ell \text{ and } V} {\rightarrow} 1 \\
& \text{FAI}(\ell) \quad \overset{U(\ell,V,V')} {\rightarrow} V \\
& K[e] \quad \overset{a}{\rightarrow} \quad K[e'] \\
& \text{consistentC11}(G') \\
& \langle T \cup [i \mapsto (a,e)]; G \rangle \rightarrow \langle T \cup [i \mapsto (a',e')]; G' \rangle
\end{align*}
\]

Machine steps \( (T,G) \rightarrow (T',G') \)

\[
\begin{align*}
& G'.A = G.A \cup [a' \mapsto \alpha] \\
& G'.sb = G.sb \cup (a,a') \\
& G'.mo \supseteq G.mo \\
& G'.rf \in \{ G.rf, G.rf \cup [a' \mapsto b] \} \\
& T \cup [i \mapsto (a,e)]; G \rightarrow T \cup [i \mapsto (a',e')]; G'
\end{align*}
\]

The validity of these operational rules relative to the C11 standard can be found in the appendix of [17].

\[
\begin{align*}
& \text{execs}(e) \triangleq \{ (e',G) \mid (\langle i \mapsto (\text{start},e) \rangle ; ([\text{start} \mapsto \emptyset, \emptyset, \emptyset]) \rightarrow^* (\langle i \mapsto (\_,e') \rangle \cup T; G) \} \\
& [e] \triangleq \begin{cases} 
\text{err} & \exists e \in \text{execs}(e). \text{dataRace}(G) \lor \text{memoryError}(G) \\
\{ V \mid (V,_) \in \text{execs}(e) \} & \text{otherwise}
\end{cases}
\end{align*}
\]

A.3 Memory model

A.3.1 The C11 atomic access modes

The C11 standard [8] includes several kinds of atomic accesses: sequentially-consistent, release-acquire, release-consume, and fully relaxed. We have focused on release-acquire, because:

- Sequentially-consistent accesses are already well-understood.
• Release-consume atomics are useful only for specific architectures (PowerPC and Arm), but substantially complicate the memory model.
• Fully relaxed accesses, as formalized by Batty et al. [3], suffer from several known problems. First, they allow out-of-thin-air reads, which the text of the standard explicitly forbids [8]—but it is not known how to rule out these reads without also obstructing key compiler optimizations. On the other hand, even as formalized, fully relaxed access do not permit certain basic optimizations and pose severe problems for compositional reasoning [19, 20].

A.3.2 The formal C11 model
The C11 memory model we use is based on the formalization of Batty et al. [3], simplified in the absence of release-consume atomics. We also incorporate the following simplifications introduced by Vafeiadis and Narayan [19]:

• The sb and sw orders are not transitive; e.g., sb relates each event only to its immediate successors in program order. This simplifies both the operational semantics of the language and the semantics of GPS. Since hb is transitively closed, this has no effect on the memory model axioms.
• The “additional synchronized with” edges are incorporated into sb rather than sw, which again makes no difference for the axioms but simplifies the semantics.
• For uniformity, the sw edges include sb-related events, whereas in [3] these are ruled out. Since hb includes both sw and sb, this makes no difference to the axioms.

In addition to these simplifications, our formalization of the memory model drops release sequences, instead requiring sw edges only between immediate atomic read/write pairs. Consequently, our axioms are strictly weaker than those in e.g., Batty et al. [3], since we require strictly fewer sw edges. GPS does not have proof rules that take advantage of release sequences, so it is sound with or without them.
A.3.3 Axioms

consistentC11(A, sb, mo, rf) ≜
∀a, b. mo(a, b) ⇒ ∃s. writes(a, s, –), writes(b, s, –) (ConsistentMO1)
∀ℓ. strictTotalOrder({a | writes(a, ℓ, –), mo}) (ConsistentMO2)
∀b. rf(ℓ) ≠ ⊥ ⇐⇒ ∃s, t. writes(a, s, –), reads(b, s, –), hb(a, b) (ConsistentRF1)
∀a, b. rf(ℓ) = a ⇒ ∃s, t. writes(a, s, V), reads(b, s, V), ¬hb(b, a) (ConsistentRF2)
∀a, b. rf(ℓ) = a, (isNonatomic(a) ∨ isNonatomic(b)) ⇒ hb(a, b) (ConsistentRFNA)
∀a, b. hb(a, b) ⇒
  a ≠ b, ¬mo(rf(b), rf(a)), ¬mo(b, rf(a)), ¬mo(b, a) (Coherence)
∀a, c. isUpd(c), rf(c) = a ⇒ mo(a, c), 3b. mo(a, b), mo(b, c) (AtomicCAS)
∀a ≠ b, ℓ, ℓ. A(a) = h(ℓ), A(b) = h(ℓ′) ⇒ ℓ ≠ ℓ′ (ConsistentAlloc)

where hb ≜ (sb ∪ sw)+

dataRace(A, sb, mo, rf) ≜ ∃s. ∃a ≠ b ∈ dom(A).
 accessesLoc(a, ℓ), accessesLoc(b, ℓ), reads(a, −, V), writes(b, −, −),
 isNonatomic(a) ∨ isNonatomic(b), ¬hb(a, b), ¬hb(b, a)

where hb ≜ (sb ∪ sw)+

memoryError(A, sb, mo, rf) ≜ ∃s. ∃b ∈ dom(A).
 accessesLoc(b, ℓ),
 3a ∈ dom(A). A(a) = h(ℓ), ℓ ∈ ℓ′, hb(a, b)

where hb ≜ (sb ∪ sw)+

B. Logic

B.1 Parameters

We assume:

- The following domains, with associated metavariables:
  \[ s \in \text{State} \quad (\text{a set}) \]
  \[ \sigma \in \text{ExchangeTy} \quad (\text{a set}) \]
  \[ \tau \in \text{ProtTy} \quad (\text{a set}) \]
  \[ k \in \text{Permissions} \quad (\text{a set}) \]
  \[ \mu \in \text{PCMTy} \quad (\text{a set}) \]

- For each \( \mu \), a partial commutative monoid \([\mu]\) with unit \( \varepsilon_\mu \), multiplication \( \cdot_\mu \), and a homomorphism \( - \mid - : [\mu] \to [\mu] \) such that \( |m| = |m| \cdot_\mu |m|, |m| \leq m \) and \( |m| = m \text{ if } m, \cdot_\mu m = m \).

- For each \( \tau \) a partial order \( \subseteq \tau \subseteq \text{State} \times \text{State} \).

- The following interpretation functions for protocols and exchanges

\[ \text{interp}(\tau) \in \text{State} \times \text{Val} \to \text{Prop} \]
\[ \text{interp}(\sigma) \in \text{Prop} \times \text{Prop} \]

where if \( \text{interp}(\sigma) = (\mathcal{P}, \mathcal{P}') \) then \( \mathcal{P} \cap \mathcal{P} = \emptyset \) and \( \mathcal{P}' \cap \mathcal{P}' = \emptyset \).

- We assume Permissions is a permission model with a commutative, associative partial operator \( \oplus \) and a full permission \( \top \).

- A syntax of states, PCM terms, and permissions, with appropriate sorting rules, as part of the term syntax given below.

B.2 Syntax

```
Sorts \[ \theta ::= \text{Val} \mid \text{State} \mid \text{PCM}_\mu \]
Vars \[ X ::= \ell \mid x \mid s \]
Terms \[ t ::= X \mid n \mid \varepsilon_\mu \mid t \cdot_\mu t \mid \cdots \]
Propositions \[ P ::= t = t \mid P \land P \mid P \lor P \mid P \Rightarrow P \mid \forall X : \theta. P \mid \exists X : \theta. P \mid \square P \]
      \[ \mid P \ast P \mid \text{uninit}(t) \mid t \overset{\mu}{\rightarrow} t \mid \text{exch}(\sigma) \]
```

We write \( l \lhook v \) as shorthand for \( l \overset{\top}{\rightarrow} v \).
B.3 Proof theory

B.3.1 Necessitation

\[
\begin{align*}
& \Box P \Rightarrow P & & \Box P \Rightarrow \Box P & & \Box P \land Q \equiv \Box P \land Q & & \ell \ast t \Rightarrow \Box \ell \ast t \Rightarrow \\
& t \text{ uninit} \Rightarrow \Box t \Rightarrow t & & \text{exch}(\sigma) \Rightarrow \Box \text{exch}(\sigma)
\end{align*}
\]

B.3.2 Separation

\[
\begin{align*}
& \ell \extarrow{k} v \ast \ell \extarrow{k'} v' \Rightarrow v = v' \land \ell \extarrow{k \oplus k'} v
& & \ell \extarrow{k} v \ast \ell : s \Rightarrow \Box v
\end{align*}
\]

B.3.3 Ghost moves

\[
\begin{align*}
& \sigma : P \equiv Q \Rightarrow P \Rightarrow Q & & \sigma : P \equiv Q \Rightarrow Q \Rightarrow R & & \sigma : P \equiv Q \Rightarrow \Box P \Rightarrow \Box Q & & \sigma : P \equiv Q \Rightarrow P \ast \Box Q \Rightarrow Q \\
& P \Rightarrow Q & & P \Rightarrow Q & & P \Rightarrow Q & & \exists \gamma, \gamma' \Gamma \mu \mu & & \forall t : \Gamma \mu \mu \Rightarrow \gamma : \gamma'
\end{align*}
\]

B.3.4 Hoare logic

**Allocation**

\[
\{ \text{true} \} \text{alloc} \{ n \} \{ x. x \neq 0 \ast \text{uninit}(x) \ast \cdots \ast \text{uninit}(x + n - 1) \}
\]

**Atomics**

\[
\begin{align*}
& \forall s' \supseteq x, \forall z. \tau(s', z) \ast P \Rightarrow \Box Q & & \{ \ell : s \ast \tau \} \{ \ell : s' \ast \tau \} \ast P \ast \Box Q \\
& \{ \ell : s \ast \tau \} [\ell : s' \ast \tau] & & \{ \ell : s \ast \tau \} \ast P
\end{align*}
\]

**Nonatomics**

\[
\begin{align*}
& \forall s' \supseteq x. \forall z. \tau(s', z) \ast P \Rightarrow \Box Q & & \forall s' \supseteq x. \forall z. \tau(s', z) \ast P \Rightarrow \Box Q \\
& \forall s' \supseteq x. \forall z. \tau(s', z) \ast P \Rightarrow \Box Q & & \forall s' \supseteq x. \forall z. \tau(s', z) \ast P \Rightarrow \Box Q
\end{align*}
\]

**Structural rules**

\[
\begin{align*}
& P' \Rightarrow P & & \{ P \} \in \{ x. Q \} & & \forall x. Q \Rightarrow Q' & & \{ P \} \in \{ x. Q \} \\
& \{ P \} \in \{ x. Q \} & & \forall x. Q \Rightarrow Q' & & \{ P \} \in \{ x. Q \} & & \{ P \} \in \{ x. Q \}
\end{align*}
\]

**Axioms for pure reductions**

\[
\begin{align*}
& \{ \text{true} \} v \{ x. x = v \} & & \{ P \ast v \neq 0 \} e_1 \{ x. Q \} & & \{ P \ast v = 0 \} e_2 \{ x. Q \} & & \forall x. \{ Q \} e' \{ y. R \} \\
& \{ P \} \text{if } v \text{ then } e_1 \text{ else } e_2 \{ x. Q \} & & \{ P \} \text{let } x = e \text{ in } e' \{ y. R \}
\end{align*}
\]

\[
\begin{align*}
& \{ P \} \{ P \} \{ P \} \text{fork } e \{ \text{true} \} & & \{ P \} \{ P \} \text{end } \{ x. Q \}
\end{align*}
\]

15
C. RCU

We verify a simple version of quiescent-state-based reclamation (QSBR) RCU based on the implementation described by Desnoyers et al. in https://www.efficios.com/pub/rcu/urcu-sup.pdf, except we batch deallocation as in http://software.imdea.org/~gotsman/papers/recycling-esop13.pdf. We make a few simplifying assumptions:

- **Counters used to store the grace period generation numbers cannot overflow.**
- **We will work with singly linked lists rather than doubly linked lists.** Although this makes the update operation less general, it simplifies the proof without avoiding the main issues.
- **There is a static limit \( N \) on the number of readers.**
- **Reader threads never try to update entries in the list.**
- **We only prove safety properties; updaters can block indefinitely while waiting for readers to indicate they are in a quiescent state, and we do not prove the absence of memory leaks.**
- **There is a dedicated writer thread, and if a different thread becomes a writer, that ownership transfer is done through some external locking, which we don’t reason about here.**

We assume there is some sequentially consistent implementation of a stack, with methods \texttt{newStack}, \texttt{push} and \texttt{pop}, which we use to batch the deallocation of nodes.

Besides the extra features we verify here, there are a few differences between the implementation here and the version presented in the body of the paper:

- **We use \texttt{repeat .. until} instead of while or for loops.**
- **The formal language does not have tuples, so \texttt{rcuReadNext} passes its return values through parameter pointers rather than by returning a tuple, as is standard in C.**
- **We split \texttt{rcuSynchronize} into two pieces (\texttt{rcuSynchronize} and \texttt{rcuCollect}) because these are more natural points for giving specifications.**

In an earlier draft of this paper, we treated \texttt{free} as a primitive of the language and described extensions to GPS to support deallocation. This involved splitting the \( \ell : e \rightarrow T \) assertion into two pieces: one representing the permission to read or write to \( \ell \), and the other representing the duplicable knowledge about the lower bound on the state of the protocol.

However, earlier work on formally specifying the C11 memory model has not fully explored the semantics of \texttt{free}. This means that attempts to axiomatize its behavior and prove that the extensions of the logic are sound may not actually correspond to the semantics intended by the standard. Since our focus is on RCU rather than the semantics of deallocation in C11, we have instead implemented a way to recycle memory reclaimed during \texttt{rcuDealloc} directly, instead of calling \texttt{free}. Similarly, since we only want to show that memory can be safely recycled, we do not bother to make the implementation of recycling particularly efficient. We re-use the sequential implementation of the stack mentioned above to store the addresses of previously deallocated nodes. When we need to allocate a new node, we first try to pop an address off the stack and use that. If the stack is empty, we call \texttt{alloc}().
C.1 Code

cruNew() \triangleq
let q = alloc(N + 5)   /* q = generation counter, ptr to hd of list, number of readers, ptr to dealloc set, free stack, reader buffer */
[y+link]at := 0;
[y+wcounter]at := 0;
let sc = alloc(1)     /* Scratch space for counter – leaks memory */
[sc]na := 0;
repeat   /* somewhat awkward because there is no for loop primitive */
  let i = [sc]na
  [q+rcounters+i]at := 0
  [sc]na := i + 1;
  i + 1 == N
end;
[y+numreaders]at := 0;
[y+del]na := newStack();
[y+free]na := newStack();
q
cruAlloc(q) \triangleq
let p = pop(q + free)
if p == 0 then alloc(2)
else p
registerReader(q) \triangleq
FAI(q + numreaders)
cruQuiescentState(q, tid) \triangleq
let t = [y+wcounter]at
[y+rcounters+tid]at := t;
0
cruSynchronize(q) \triangleq
let oldgc = [y+wcounter]at
let newgc = oldgc + 1
[y+wcounter]at := newgc;
let n = min(FAI(q + numreaders, 0), N)    /* Fetch and increment by 0 */
if n == 0 then 0
else
  cruCollect(q, n, newgc)
cruCollect(q, n, newgc) \triangleq
let sc = alloc(1)
[sc]na := 0;
repeat   let i = [sc]na
  repeat [q+rcounters+i]at == newgc end
  [sc]na := i + 1;
  i + 1 == n
end;
0
cruNodeAppend(q, p, v) \triangleq
let x = cruAlloc(q)   /* node = value, child pointer */
[x+data]na := v;
[x+link]at := 0;
p + link]at := x;
x
cruNodeUpdate(q, x, p, v) \triangleq
let c = [x+link]at
let x' = cruAlloc(q)   /* node = value, child pointer */
[x'+data]na := v;
[x'+link]at := c;
p + link]at := x';
cruDealloc(q, x);
x'
cruNodeDelete(q, x, p) \triangleq
let c = [x+link]at
[p + link]at := c;
17
rcuDealloc(q, x);

rcuReadStart(q) ≜ [q + link]acq

rcuReadNext(q, nextptr, retptr) ≜ /* nextptr is a pointer to a pointer to a node (ie: node** nextptr) */
/* returns 0 and stores value of that node in retptr if it exists */
/* otherwise returns 1 if we're at the end of the list */
let p = [nextptr]na
if p == 0 then 1
else
  let v = [p + data]na
  let p' = [p + link]at
  [nextptr]na := v;
  [nextptr]na := p';
  0
end

rcuDealloc(q, x)
push(q + del, x)
let c = choose(1, 2)  /* Non-deterministically decide whether to synchronize and perform reclamation */
if c == 1 then 0
else
crcuSynchronize(q)
repeat
  let p = pop(q + del)
  if p == 0 then 1
  else
    push(q + free, p);
    0
end

C.2 Specification

We try to give a simple specification for the external methods in figure 8. We assume some fixed pure predicate P(x) that we require to hold of values in the list (e.g. they’re all perfect squares). The specifications will require that when values are inserted, they satisfy this predicate, and that when we lookup a value, we get out something satisfying this predicate.

This specification involves several predicates that are abstract from the perspective of the client: WriterSafe(q, L), ReaderSafe(q, H, tid), SafePtr(H, p), and ReaderQueue(q). The first of these represents the permissions owned by the writer. It indicates that for the RCU structure with metadata at q, the spine of the list consists of the pointers in the logical list L. We generate this permission when we create a new RCU instance, and the writer’s methods simply modify the contents of L accordingly.

The reader’s analogous permission is ReaderSafe(q, H, tid). This H is not a list like in the writer’s predicate. Rather, H is some abstract type, and all clients can do is reason about equality of members of this type. This H corresponds to some sort of bound on the version of the list that the reader can see. SafePtr(q, H, p) means that p is a pointer that was valid with respect to this “bound” (or it is null). The reader can always get an initial SafePtr by calling rcuReadStart, which simply reads q + link. As the reader inspects the list using rcuReadNext it must feed in a valid SafePtr, and it gets another one. However, when the reader calls rcuQuiescentState it gets back ReaderSafe(q, H, tid) for some fresh H, thus making any previous SafePtr facts unusable. This forces the reader to start again at the head of the list through q + link, and is what guarantees that the reader can safely deallocate any inaccessible nodes, since the reader is unable to try to use any old pointer to the dead node.

Finally, ReaderQueue(q) is a duplicable predicate that indicates that q + numreaders is initialized and readers can try to register by calling registerReader(q).

C.3 Proof setup

C.3.1 Monoids

Master/Snapshot Monoid We will use a particular monoid construction to track the history of the list as ghost state. This monoid will allow a writer to update the history of the list by modifying a non-duplicable “master” view of it. The monoid will also contain duplicable elements called “snapshots”, which are partial, possibly stale, histories of the object. Readers will use knowledge about these snapshots to reason about how the state of the list can evolve over time.
{true}
    rcuNew()
   {q.H: WriterSafe(q, (q, null) · nil) * □(ReaderQueue(q))}

{ReaderQueue(q)}
    registerReader(q)
   {x. ∃H. (x < N * ReaderSafe(q, H, x)) ∨ (x ≥ N)}

{ReaderSafe(q, −, tid)}
    rcuQuiescentState(q, tid)
   {∃H’. ReaderSafe(q, H’, tid)}

{ReaderSafe(q, H, tid)}
    rcuReadStart(q)
   {p. ReaderSafe(q, H, tid) * □SafePfr(q, H, p)}

{WriterSafe(q, L · (p, v) · L’)}
   {p+link | acq
    p’. WriterSafe(q, L · (p, v) · L’) * ((p’ = 0 ∧ L’ = nil))
    ∧ (p’ ≠ 0 ∧ ∃L”, v’. L’ = (p’, v’) · L”))
   }

{ReaderSafe(q, H, tid) * nextptr ↦ p * SafePfr(q, H, p) * retptr ↦ −}
    rcuReadNext(q, nextptr, retptr)
   {x. ∃p’. ReaderSafe(q, H, tid) * nextptr ↦ p’ * □(SafePfr(q, H, p’)) * retptr ↦ v * ((x = 0 ∧ P(v)) ∨ x = 1)}

{WriterSafe(q, L · (p, v)) * □P(v’)}
    rcuNodeAppend(q, p, v’)
   {x. WriterSafe(q, L · (p, v) · (x, v’))}

{WriterSafe(q, L · (p, v0) · (x, v1) · L’)} * □P(v1’)
    rcuNodeUpdate(q, x, p, v1’)
   {x’. WriterSafe(q, L · (p, v0) · (x’, v1) · L’)}

{WriterSafe(q, L · (p, v0) · (x, v1) · L’)}
    rcuNodeDelete(q, x, p)
   {WriterSafe(q, L · (p, v0) · L’)}

Figure 8. Full specifications for client API

Suppose P is a partially ordered set with a bottom element and the additional property\(^2\) that for all \(x, y, z \in P\), if \(x ≤ z\) and \(y ≤ z\) then either \(x ≤ y\) or \(y ≤ x\). We can now define a PCM \( µP \) which has elements of the form \( \text{Master}_k(p) \) and \( \text{Snapshot}(p) \) for each \( p \in P \) and \( k \in \text{Permissions} \). Then \( \cdot \) is defined by:

\[ \text{Master}_k(p) · \text{Master}_{k'}(p') \triangleq \text{Master}_{k'}(p) \text{ iff } p = p' \text{ and } k \lor k' = k'' \]
\[ \text{Snapshot}(p) · \text{Master}_{k'}(p') \triangleq \text{Master}_{k'}(p') \text{ iff } p ≤ p' \]
\[ \text{Master}_k(p) · \text{Snapshot}(p') \triangleq \text{Master}_k(p) \text{ iff } p' ≤ p \]
\[ \text{Snapshot}(p) · \text{Snapshot}(p') \triangleq \text{Snapshot}(\max(p, p')) \text{ if this exists} \]

We will write \( \text{Master}(p) \) as an abbreviation for \( \text{Master}_+(p) \). If \( p ≤ p' \) then we can ghost update an instance of \( \text{Master}(p) \) to \( \text{Master}(p') \) since the only things compatible with \( \text{Master}(p) \) are elements of the form \( \text{Snapshot}(p'') \) such that \( p'' ≤ p \), and these will also be compatible with \( \text{Master}(p') \). We will instantiate this definition for two different posets in the proof. The first, will be over the poset of \( \text{traces} \), which is described in the next section. The second will be with lists of natural numbers, under the ordering where \( l_1 ≤ l_2 \) if \( l_1 \) is a suffix of \( l_2 \). Since these two posets are disjoint, it should be clear from context which instance of the monoid we are considering.

Traces We construct a partially ordered set of traces describing the history of the linked list. This partially ordered set has the additional property needed for the master/snapshot monoid.

Traces will be lists of abstract actions, where actions are of the form: alloc\((l, i, i')\), \( \text{upd}(i, i') \) or \( \text{del}(i) \) where \( l, i \in \mathbb{N} \) and \( i' \in \mathbb{N} \cup \{\text{null}\} \). The first represents associating a physical node located at \( l \) with some abstract node \( i \), which points to \( i' \). The second represents updating the link pointer for the physical node associated with abstract node \( i \) to point to the physical location associated with node \( i' \) (if \( i' \in \mathbb{N} \)) or null (if \( i' = \text{null} \)). The final action indicates deallocating an abstract node (which means that the associated physical location will become a candidate for being associated with a new abstract node). Given a trace \( H \) and an abstract location \( i \), we can consider the subtrace of \( H \) containing

\(^2\) Alternatively, we can say that every principal ideal of \( P \) is totally ordered.
only actions of the form \( alloc(l, i, i') \), \( upd(i, j) \) or \( del(i) \). We call this the subtrace of \( H \) restricted to \( i \), written \( H_i \). We can similarly consider the subtrace of \( H \) containing only actions of the form \( alloc(l, \ldots, i) \) for some \( l \). We call this \( H_{li} \) to indicate this subtrace. If the first action in \( H \) is either \( alloc(-, i, j) \), \( upd(i, j) \) or \( del(i) \) we say that the base of \( H \), written base\((H)\), is \( i \). The base\((H)\) will be the abstract location corresponding to \( q + 1 \text{link} \).

We say that a trace is in a valid configuration if:

1. For all \( i \), if \( H_i \) is non-empty, then the first entry is of the form \( alloc(l, i, i') \) for some \( l \) and \( i' \), and no other instance of \( alloc() \) occurs in \( H_i \).
2. For all \( i \), if \( del(i) \in H \), it occurs at most once, and is the last action of \( H_i \).
3. \( \exists i, j, L_i, L_j \) such that \((H_i = L_i \cdots \cdot del(i) \vee H_i = \text{nil}) \) and \((H_j = L_j \cdot upd(j, i) \lor H_j = L_j \cdot alloc(-, j, i)) \).

Together, these mean that no node currently points to a dead node or an uninitialized node, and we haven’t tried to update the pointer of a dead node or delete it twice, we don’t try to allocate an abstract node twice, and we don’t associate a physical location with two abstract nodes without deallocating one of them first. We say that \( H \) is well-formed if \( H \) and all of its prefixes are in valid configurations. From here onward, we restrict our attention to well-formed traces.

Given a trace \( H \), we can define a partial function \( H^* \) with a finite domain from \( N \) to \((\text{List}(N \cup \{\text{null}\})) \cup \{\top\}) \) as follows:

\[
H^*(i) = \begin{cases} 
\top & \text{if } \text{del}(i) \in H \\
i_0 \cdots i_1 \cdot \text{nil} & \text{if } H_i = \text{alloc}(-, i_1) \cdots \cdot \text{upd}(i, i_n) \quad \text{(so } H_i \text{ must be non-empty)}
\end{cases}
\]

This function maps an abstract node in the domain to the sequence of abstract nodes it has pointed to. The order of \( i \) order that the updates occurred, so that the head of the list is the most recent thing to which \( i \) points. We will often just drop the \( ^* \) and simply write \( H(i) \).

We can also define a similar partial function mapping the abstract nodes they’ve been associated with. We write this partial function as \( H_c \):

\[
H_c(l) = \begin{cases} 
i_0 \cdots i_1 \cdot \text{nil} & \text{if } H_{li} = \text{alloc}(l, i_1, -) \cdot \text{alloc}(l, i_2, -) \cdots \cdot \text{alloc}(l, i_n, -)
\end{cases}
\]

We will always write \( H_c(l) \) instead of just \( H(l) \) to avoid ambiguity with \( H^* \). We write \( H_c(l) \) as shorthand for \( H^*(\text{hd}(H_c(l))) \).

We order traces by saying that \( H_1 \leq H_2 \) if \( H_1 \) is a prefix of \( H_2 \). This is a partial order with the property that if \( H_1 \leq H_3 \) and \( H_2 \leq H_3 \) then \( H_1 \leq H_2 \) or \( H_2 \leq H_1 \). Note that if \( H_1 \leq H_2 \) then dom\((H_1^*) \subseteq \text{dom}(H_2^*) \) and \( \forall i \in \text{dom}(H_1^*) \). \( H_1^*(i) \leq H_2^*(i) \) where we order \((\text{List}(N \cup \{\text{null}\}) \cup \{\top\}) \) by:

\[
L \leq \top \quad L_1 \leq L_2 \Leftrightarrow \exists L'. L_2 = L' \cdot L_1
\]

The \( H_c \) is monotonic in a similar manner.

We define \( \text{dead}(H) \) and \( \text{live}(H) \) as the finite sets:

\[
\text{dead}(H) \triangleq \{ i \mid H(i) = \top \} \\
\text{live}(H) \triangleq \text{dom}(H) \setminus \text{dead}(H)
\]

We have the properties that \( \text{live}(H) \cap \text{dead}(H) = \emptyset \) and if \( H \leq H' \), then \( \text{dead}(H) \subseteq \text{dead}(H') \). Hence if \( H \leq H' \), then \( \text{dead}(H) \cap \text{live}(H') = \emptyset \).

Notice that the restrictions we’ve placed on traces do not rule out cycles. In particular, a single node may be pointed to by two others, or itself. We have a separate predicate that captures this:

\[
\text{SinglePtr}(H) \triangleq (\forall i, i'. \text{hd}(H(i)) = \text{hd}(H(i')) \Rightarrow i = i') \land (\forall i. \text{hd}(H(i)) \neq i) \land (\forall i. \text{hd}(H(i)) \neq \text{base}(H))
\]

The final conjunct here states that no node loops back to the metadata for the RCU instance, since base\((H)\) corresponds to \( q + 1 \text{link} \). This definition still allows abstract cycles of the form \( i \rightarrow j \rightarrow \cdots \rightarrow k \rightarrow i \), but these cycles must not be connected to the real list whose head is pointed to by \( q + 1 \text{link} \), since we know that \( i \) cannot be base\((H) \) and no node other than \( k \) can point to \( i \), and base\((H)\) cannot occur in the above cycle.

**Monoid Instances** Since we will work with a number of monoid instances, to simplify we will use \( \Gamma \) as a metavariable for a record containing all of the relevant monoid instances. \( \Gamma \) history will refer to the instance of the master/snapshot monoid with traces as the poset. We also use the powerset of \( \{0, \ldots, N\} \times N \) monoid with disjoint union as composition. We will work with three instances of this monoid: \( \Gamma \text{txtok} \), which represents the tokens used by threads to access elements of the linked list, \( \Gamma \text{wtxtok} \), which is for the tokens that the writer will use to retrieve these access tokens when it needs to deallocate a node, and \( \Gamma \text{txtok} \) which are tokens used by the threads to update their version counter. The \( \{0, \ldots, N-1\} \times N \) of the access tokens and counter tokens are used by readers, while \( \{N\} \times N \) is reserved for the writer. Lastly, \( \Gamma \text{q} \) will correspond to the physical location that the RCU meta-data is located at.

Note that other monoid instances will appear. They are used in the way we link physical locations to the abstract locations mentioned in the traces. However, we do not bother to name them because they do not appear in the specifications for many protocols.

**C.3.2 Protocols and Exchanges**

**Release-Acquire Pair** We will need to split permissions to access the nodes into partial pieces for readers (and one for the writer to retain). Our permissions will be subsets of \{0, \ldots, N\} where \( \top \) is the full set, and composition is defined as \( \cup \). We will often write the singleton permission \( \{n\} \) as \( n \).

First, to transmit ownership of the nodes, we have a family of exchanges, \( \text{PermX}(\Gamma, l, tid, i) \) of the form:
PermX(Γ, l, tid, i) ≜ Γ; rxtok; (((tid.i); i)), \cdots
(\exists l + data \overset{tid}{\rightarrow} v + P(v)) \ast (\exists j, L, l + \text{link} : (i \cdot L, -) [\text{LLP}(\Gamma, l, j)] \ast j : \text{Master}_{tid}(i \cdot L))

The left side of this exchange is reader tid’s ith access token. The right side contains two pieces. First, there is the fractional permission to read the \(l + \text{data}\) field, as well as the knowledge that the value stored in that field satisfies the predicate \(P\). The second part is the knowledge that the \(l + \text{link}\) field is an atomic location at least in some state on the protocol LLP (defined below), as well as a fractional piece of some master copy of ghost state. While the protocol assertion provides a lower bound on the state of \(l + \text{link}\), the ghost state acts as an upper bound on this state, as we shall see below.

As indicated above, we use a family of protocols of the form LLP(Γ, j) where \(j \in \mathbb{N}\) for the \text{link} fields of the nodes. The states of this protocol are pairs whose first components are non-empty lists of natural numbers and whose second components are non-empty elements of List (\(\mathbb{N} \cup \{\{\}\}\)). The ordering is lexicographic, where the ordering on the lists is \(l \leq l'\) iff \(\exists m. l' = l' \cdot l\). The protocol interpretation is:

\[
\text{LLP}(\Gamma, l, j)( (i \cdot L_0, \text{null} \cdot L_1), x) \triangleq x = 0 \ast j \cdot \text{Snapshot}(i \cdot L_0); \exists H, i \cdot \text{history} : \text{Snapshot}(H); \ast H(i) = \text{null} \cdot L_1 \\
\ast H_v(l) = i \cdot L_0 \\
\text{LLP}(\Gamma, l, j)( (i \cdot L_0, i' \cdot L_1), x) \triangleq x \neq 0 \ast j \cdot \text{Snapshot}(i \cdot L_0); \exists H, i \cdot \text{history} : \text{Snapshot}(H); \ast H(i) = i' \cdot L_1 \\
\ast H_v(l) = i \cdot L_0 \ast H_v(x) = i' \cdot - \ast (\forall tid < N. \text{PermX}(\Gamma, x, tid, i'))
\]

The first component of these states represents the list of abstract nodes that the physical location \(l\) has been associated with. The second component is the list of abstract nodes which have been \(i\)’s child (the list also includes null to represent moments when \(l\) had no children). The interpretation is composed of several pieces:

1. If \(l\) currently has no child, (i.e., the head of the second component of the state is null), then \(x\), the value currently stored in \(l + \text{link}\) must be 0, but otherwise it should be non-zero.
2. Next, there is an element of the \(j\) monoid instance, which is supposed to be a snapshot matching the first component of the state. Previously, we mentioned how the fractional master state in the PermX exchange acted as an upper bound on the protocol state of \(l + \text{link}\). This piece of ghost state in the interpretation is what guarantees that. Suppose the reader thread owns \(j \cdot \text{Master}_{tid}(i \cdot L)\) and knows \(l + \text{link} : i \cdot L, -\) [\text{LLP}(\Gamma, j)] Then, when it does an acquire read of \(l + \text{link}\) and learns that it is in some state \((i' \cdot L', L'')\), it will be able to prove that \(i' \cdot L' = i \cdot L\). By the protocol assertion we know that \(i \cdot L \leq i' \cdot L'\). In addition, the interpretation would contain \(j \cdot \text{Snapshot}(i \cdot L)\) but we know that \(\text{Master}_{tid}(i \cdot L) \cdot \text{Snapshot}(i' \cdot L')\) must be defined, which guarantees that \(i' \cdot L' \leq i \cdot L\). Thus we have that \(i' \cdot L = i' \cdot L'\).
3. There is a snapshot of some trace in which \(l\) really points to the abstract node \(i\), which in turns points to either \(i'\) or null, so that it matches the head of the second component of the protocol state. The importance of this piece is explained later on.
4. If \(l\) does in fact have a child, then there is knowledge that a PermX exchange exists for the permissions to access the child’s fields.

**Release-Acquire Pair 2** Recall that as part of this release-acquire pair, the writer will request permission to deallocate some set of nodes. To do so, it needs to indicate to the readers that it has made some set of nodes unreachable. To do this, it stores a snapshot in which these nodes are inaccessible. However, it also needs to assert that the physical state of the list actually corresponds to the representation in the snapshot. We define a predicate \text{SnapshotValid}(\Gamma, H) which connects a snapshot to its implied interpretation about the state of \text{link} fields:

\[
\text{SnapshotValid}(\Gamma, H) \triangleq H \neq \text{nil} \ast \text{I}_{\text{history}} : \text{Snapshot}(H); \ast \text{base}(H) \notin \text{dead}(H) \ast H_v(l) = \text{base}(H) \cdot \text{nil} \\
\ast (\forall l \in \text{dom}(H)., \exists j : \text{Snapshot}(H_v(l)); \ast \text{I}_{\text{link}} : -\) [\text{LLP}(\Gamma, l, j)] \\
\ast H_v(hd(H_v(l))) \neq \top \Rightarrow \text{I}_{\text{link}} : H_v(l).H_v(l) [\text{LLP}(\Gamma, l, j)]
\]

The protocol WCP(\Gamma) will be used for the writer’s generation counter. The states of the protocol will be elements of Traces \(\times \mathbb{N}\) ordered such that:

\[
(\text{H}, v) \leq (\text{H}', v') \iff (H = H' \land v \leq v') \lor (H \leq H' \land v < v')
\]

The interpretation is:

\[
\text{WCP}(\Gamma)((H, v), x) \triangleq x = v \ast \text{I}_{\text{counter}} : \{(N, v)\}; \ast \text{SnapshotValid}(\Gamma, H)
\]

The ghost state tokens here are just to enforce the fact that only the writer thread is allowed to write to this location.

**Release-Acquire Pair 3** To transfer the rtok to the writer as part of this release-acquire pair, we have a family of exchanges of the form ModX(\(\Gamma, tid, i\)):

\[
\text{ModX}(\Gamma, tid, i) \triangleq \text{I}_{\text{rtok}} : \{(tid.i)\} \ast \text{I}_{\text{data}} : \{(tid.i)\}
\]

We then have a protocol assertion for the generation counters for the readers, \text{RCP}(\Gamma, tid) which has the same states and ordering as WCP. The protocol interpretation is:

\[
\text{RCP}(\Gamma, tid)((H, v), x) \triangleq x = v \ast \text{I}_{\text{rtok}} : \{(tid.i)\}; \ast \text{WCP}(\Gamma) \ast \text{I}_{\text{counter}} : \{(tid.i)\} \\
\ast (\forall i \in \text{dead}(H). \text{ModX}(\Gamma, tid, i))
\]
Registering Readers  We have a protocol \( NRP(\Gamma) \) on \( \Gamma, q + \text{numreaders} \). The states of the protocol are the same as those of WCP and RCP, but this time ordered pointwise. Initially, this protocol stores all of the ReaderSafe permissions (defined below) for each possible reader thread. As readers register, they take out the permissions corresponding to the reader ID they’re assigned. Similarly, when the writer wants to deallocate a node, it takes out the permissions from that node for the threads that haven’t yet registered.

\[
NRP(\Gamma)((H, v), x) \triangleq x = v \ast (\bigvee_{v \leq \text{tid} < N} \text{ReaderSafe}(\Gamma, q, H, \text{tid}))
\]

Abstract Predicates for Reader Invariants  The idea is that a reader maintains the invariant that they have knowledge of some \( H \) such that SnapshotValid(\( H \), \( q \)), and \( \forall \text{tid} \in \mathbb{N} \) the reader owns \( RCounterValid(\Gamma, \text{tid}, id) \) for some \( \text{tid} \). What we actually mean is that what will be the precondition for part of the child it learns about by reading \( l + \text{link} \) field of node it encounters from this point on, it will be in a situation where it will know \( \{ l + \text{link} : (i_1 , L_1, \text{new} \leq \text{L_1} \}, \text{LLP}(\Gamma, l, j) \} \) for some \( i_1, L_1, i_2, i_2, j \), and \( j \), one of the following three is true:

1. \( l \) is not in the domain of \( H \).
2. \( H(l) \leq i_1 \cdot L_1 \).
3. \( H(l) = i_1 \cdot L_1 \wedge H^*(i_1) \leq i_2 \cdot L_2 \).

Furthermore, it will have \( \{ j : \text{MasterValid}(i_1 \cdot L_1) \} \). We show that this is sufficient to guarantee that reader will be able to access the data field of the child it learns about by reading \( l + \text{link} \), and that it will be able to establish the above properties for the child’s \( \text{link} \) field.

Initially, the above properties for the \( l + \text{link} \) field are guaranteed by the AccessList predicate that the reader will own. For the inductive case, assume that \( l + \text{link} \) satisfies the above. Then we will show that when the readers read some value \( l' \) from this field, then \( l' \neq 0 \), then \( l' + \text{link} \) will satisfy the above. When the reader reads \( l + \text{link} \), it will learn that the new state of \( l + \text{link} \) must be of the form \( (i_1 , L_1, i_2 , L_2) \) for some \( i_2 , L_2 \) where \( i_2 \cdot L_2 \leq i_2 \cdot L_2 \), and it gets ownership of some Snapshot(\( H \)) where \( H(l') = i_1 \cdot L_2 \wedge H'(i_1) = i_2 \cdot L_2 \). (Recall from above that we showed why the third component cannot change.) Since Snapshot(\( H \) - Snapshot(\( H' \)) must be defined, either \( H \leq H' \) or \( H' \leq H \). Consider the two cases:

- \( H \leq H' \): Then \( i_2 \in \text{live}(H') \) (or else \( H' \) would not be well-formed), so \( i_2 \notin \text{dead}(H) \), by the properties described above about the ordering of traces and deadsets. This means that the reader owns \( \{ j : \text{MasterValid}(i_1 \cdot L_1) \} \) so it will be able to use the PermX(\( \Gamma, l', \text{tid}, i_2 \)) exchange it learns about when it read \( l + \text{link} \). In addition to letting it access the child’s data field, this will get it knowledge that \( \{ l' + \text{link} : (i_2 \cdot L_2, H(l')) \} \text{LLP}(\Gamma, l', j) \) and \( \{ j : \text{MasterValid}(i_2 \cdot L_2) \} \) for some \( j \). We just need to show that we have a protocol assertion about \( l' + \text{link} \) which satisfies one of the three conditions above. Now, either \( l' \) is already in \( \text{dom}(H_1) \) or not. If not, we’re done, and we can use the protocol assertion from the exchange.

If it is, then by SnapshotValid, the thread has \( \{ j' : \text{MasterValid}(i_2 \cdot L_2) \} \) and \( \{ l' + \text{link} : (i_2 \cdot L_2, H(l')) \} \text{LLP}(\Gamma, l', j') \) for some \( j' \). Now, by the separation rules for protocol assertions, we must have that \( j' = j'' \). Therefore, either \( H(l') \leq i_2 \cdot L_2 \). Then, from the composition rules for snapshot/master elements, we must have that \( H(l') \leq i_2 \cdot L_2 \). Therefore, either \( H(l') < i_2 \cdot L_2 \) or \( H(l') = i_2 \cdot L_2 \). Again, in the former the protocol assertion from the exchange works and satisfies condition 2 from above. Finally if \( H(l') = i_2 \cdot L_2 \), then since we already know \( i_2 \notin \text{dead}(H) \), by SnapshotValid, we already have a protocol assertion of the form \( \{ l' + \text{link} : (i_2 \cdot L_2, H(l')) \} \text{LLP}(\Gamma, l', j') \). At this point we can take the max of the protocol assertion from the exchange and this one we get from SnapshotValid, and we’re done.

- \( H' \leq H \): Then we can conclude that \( l \in \text{dom}(H_1) \) because the domains of traces grow monotonically. Moreover this monotonicity also guarantees that we must have that \( H_1(l) \geq i_2 \cdot L_1 \). This implies that we’re in the third case above, so \( H'(i_1) \leq i_2 \cdot L_2 \). But at the same time, we must have that \( H'(i_1) = i_2 \cdot L_2 \), since otherwise we would have \( H'(i_1) < H'(i_1) \), which is impossible if \( H' \leq H \). Hence, \( i_2 \in \text{live}(H) \), so \( i_2 \notin \text{dead}(H) \). This means that the reader will be able to use the PermX(\( \Gamma, l', \text{tid}, i_2 \)). At this point the argument for the previous case applies.

In summary, if a thread knows a particular snapshot is valid, and has all of the rxtok for some \( \text{tid} \), then it has “permission” to access the list. We define abstract predicates that capture this and other things the reader has to maintain:

\[
\begin{align*}
\text{AccessList}(\Gamma, H, \text{tid}) & \triangleq \text{SnapshotValid}(\Gamma, H) \ast \{ i_1, \text{rxtok} : (\text{tid}, \text{tid}', \text{tid} \} \times [\mathbb{N}, \text{dead}(\Gamma)]
\ast \exists j. \{ \text{base}(H), \text{base}(H') \}[\Gamma, q + \text{link}(\text{base}(H) \cdot \text{nid})] \ast \{ j' : \text{MasterValid}(\text{base}(H) \cdot \text{nid}) \}
\ast \{ \text{LLP}(\Gamma, l, j) \}
\ast \{ \text{RCounterValid}(\Gamma, H, \text{tid}) \triangleq \exists v_1, v_2. H'(H', v_1) \leq (H, v_2) \ast \{ l + \text{link} : (H, v_2) \} \ast \text{RCounterValid}(\Gamma, H, \text{tid})
\ast \text{ReaderSafe}(\Gamma, q, H, \text{tid}) \triangleq \exists \Gamma. \text{SnapshotValid}(\Gamma, H) \ast \{(p = 0) \vee (p \neq 0 \ast \exists i'. i' \notin \text{dead}(H) \ast \text{PermX}(\Gamma, p, \text{tid}, i')) \}
\ast \text{ReaderQueue}(\Gamma, q) \triangleq \exists \Gamma. \text{SnapshotValid}(\Gamma, H) \ast \{(p = 0) \vee (p \neq 0 \ast \exists i'. i' \notin \text{dead}(H) \ast \text{PermX}(\Gamma, p, \text{tid}, i')) \}
\end{align*}
\]

\footnote{We only mean inductive in an informal sense here. What we actually mean is that what will be the precondition for part of \text{rcuReadNext} will be strong enough to satisfy the post condition.}
Abstract Predicates for Writer Invariants

WriterSafe$(q, L)$, the analogue of ReaderSafe for writers, is more complicated. At the top, it states that the most recent update done by the writer put the list in a state where the list contains the pointers and value fields in the abstract list $L$. Underneath, it states that there are three traces, $H_1$, $H_2$, and $H_3$ such that the last time the writer’s counter was modified, the list trace was $H_1$, everything in the deallocation stack is in dead($H_2$) \ dead($H_1$), the most up-to-date trace is $H_3$, and the writer’s counter and tokens adequately reflect these facts.

RevokedUpTo$(\Gamma, H) \triangleq \exists v, v'. q + \text{wcounter} : (H, v) | \text{WCP}(\Gamma) | [\Gamma, \text{ctok} : \{N\} \times \{0, \ldots, N\}]$

DealocBetween$(\Gamma, H_1, H_2) \triangleq \exists L_d, L_d'. \text{Stack}(\Gamma, q + \text{del}, L_d) \land \text{NoDup}(L_d) \land \text{NoDup}(L_d') \land \text{DeadFrom}(L_d, L_d', H_1, H_2)$

CurrentState$(\Gamma, L, H) \triangleq [\Gamma, \text{history} : \text{Master}(H)] \land \text{SnapshotValid}(H) \land \text{TraceSpine}(\Gamma, H, L) \land \text{SinglePtr}(H)$

FreeValid$(\Gamma) \triangleq \exists L_f. \text{Stack}(\Gamma, q + \text{free}, L_f)$

WriterSafe$(q, L) \triangleq \exists \Gamma, H_1, H_2, H_3. \Gamma.q = q \land H_1 \leq H_2 \leq H_3 \land \text{RevokedUpTo}(\Gamma, H_1) \land \text{FreeValid}(\Gamma)$

DealocBetween$(\Gamma, H_1, H_2) \land \text{CurrentState}(\Gamma, L, H_3)$

NoDup$(L) \triangleq \forall i, i'. L[i] = L[i'] \Rightarrow i = i'$

TraceSpine$(\Gamma, H, L) \triangleq \exists L'. [L] = [L'] \land (\forall i < |L'|-1. L'[i+1] \in \text{live}(H) \land \text{hd}(H(L'[i])) = L'[i+1])$

RevokedUpTo$(\Gamma, H_1, H_2) \triangleq \exists L_d, L_d'. \text{Stack}(\Gamma, q + \text{del}, L_d) \land \text{NoDup}(L_d) \land \text{DeadFrom}(L_d, L_d', H_1, H_2)$

CurrentState$(\Gamma, L, H_3)$

\begin{align*}
\text{DeadFrom}(\Gamma, L_d, L_d', H_1, H_2) & \triangleq |L_d'| = |L_d| \land (\bigstar_{i < |L_d'|} L_d'[i] \in \text{dead}(H_2) \land \text{dead}(H_1) \land (\forall n < N. \text{PermX}(\Gamma, L_d[j], n, L_d'[j]))) \\
& \land L_d[j] \land \text{data} \leftrightarrow \ldots \exists j', S. [L_d[j] + \text{link} : (S, -)] \text{LLP}(\Gamma, L_d[j], j') \land [j' \ldots \text{Master}(S)]
\end{align*}

C.4 Hoare proofs

C.4.1 Verification of rcuNew

The specification for rcuNew says that at the end we get all of the permissions that the writer thread needs. From there, we could transfer these to some other writer, and transmit knowledge of the $q + \text{numreaders}$ counter to readers through whatever means we like.

$$\{\text{true}\}$$

for this end we get all of the permissions that the writer thread needs. From there, we could transfer these to some other writer, and transmit knowledge of the $q + \text{numreaders}$ counter to readers through whatever means we like.

$$\{\text{true}\}$$

rcuNew()

$$\{q. \text{WriterSafe}(q, \{[q, \text{null}])\} \land \text{ReaderQueue}(q)\}$$

For concision, we use the following abstract predicate in this proof:

$$\text{RCountersInitUpTo}(\Gamma, \phi, j, S) \triangleq [\Gamma, \text{history} : \text{Master}(\text{upd}(\phi, \text{null}))) \land [\Gamma, \text{ctok} : \{0, \ldots, N\} \times \{0, \ldots, N\}]$$

\begin{align*}
& \land \exists j \leq j. \text{RCP}(\Gamma, L_d[j], j) \\
& \land \forall i < j. \text{Master}(\phi, i) \land \text{RCP}(\Gamma, L_d[j], j)
\end{align*}

\begin{align*}
\{\text{true}\}
\let q = \text{alloc}(N + 5) & \land q = \text{generation counter, ptr to head of list, number of readers, ptr to dealloc set, reader buffer} /\!
\exists (q \neq 0) \land \text{uninit}(q + \text{wcounter}) \land \text{uninit}(q + \text{link}) \land \text{uninit}(q + \text{numreaders}) \land \text{uninit}(q + \text{del}) \land \text{uninit}(q + \text{free}) \\
& \land (\bigstar_{i < N} \text{uninit}(q + \text{rcounters} + \text{tid}))
\end{align*}
\[
\sum_{i \in \Lambda} \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \cdot \Gamma. q = q \ast \text{uninit}(q + \text{wcounter}) \ast \text{uninit}(q + \text{link}) \ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{del}) \ast \text{uninit}(q + \text{free}) \\
\ast \left( \bigvee_{\text{tid} \in \Lambda} \text{uninit}(q + \text{rcounters} + \text{tid}) \right) \\
\exists \Gamma, j. \text{RCountersInitUpTo}(\Gamma, 0, 0, 0) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \Gamma. q = q \ast \text{uninit}(q + \text{wcounter}) \ast \text{uninit}(q + \text{link}) \\
\ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \\
\text{RCountersInitUpTo}(\Gamma, 0, 0, 0) \ast \bigcirc(\Gamma. q = q) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{wcounter}) \ast \text{uninit}(q + \text{link}) \\
\ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \\
\left[ q + \text{link} \right]_{\text{at}} := 0; \\
\text{RCountersInitUpTo}(\Gamma, 0, 0, 0) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \bigcirc \left( q + \text{link} : (0 \cdot \text{nil}, \text{null}, \text{nil}) \right) \ast \text{LLP}(\Gamma, q, j) \\
\ast \bigcirc(\text{SnapshotValid}(\text{alloc}(0, q, \text{null}))) \ast \text{uninit}(q + \text{wcounter}) \ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \\
\left[ q + \text{wcounter} \right]_{\text{at}} := 0; \\
\text{RCountersInitUpTo}(\Gamma, 0, 0, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \left( q + \text{wcounter} : (\text{alloc}(0, q, \text{null}), 0) \right) \ast \text{WCP}(\Gamma) \\
\ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \\
\text{let } sc = \text{alloc}(1) \quad \text{/* Scratch space for counter – leaks memory */} \\
\text{RCountersInitUpTo}(\Gamma, 0, 0, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{uninit}(sc) \\
\left[ sc \right]_{\text{at}} := 0; \\
\text{RCountersInitUpTo}(\Gamma, 0, 0, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{sc} \leftarrow 0 \\
\exists c. \text{RCountersInitUpTo}(\Gamma, 0, c, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{sc} \leftarrow c \\
\text{repeat} \\
\text{let } i = [sc]_{\text{at}} \\
\text{RCountersInitUpTo}(\Gamma, 0, i, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{sc} \leftarrow i \\
\left[ q + \text{rcounters} + i \right]_{\text{at}} := 0; \\
\text{RCountersInitUpTo}(\Gamma, 0, i + 1, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{sc} \leftarrow i \\
\left[ sc \right]_{\text{at}} := i + 1; \\
\text{RCountersInitUpTo}(\Gamma, 0, i + 1, \{0\}) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \text{sc} \leftarrow i + 1 \\
i + 1 = N \\
\text{end;} \\
\left( \bigvee_{\text{tid} \in \Lambda} \text{ReaderSafe}(\text{q, H, tid}) \right) \ast \left( j \cdot \text{Master}(0 \cdot \text{nil}) \right) \ast \left[ \Gamma. \text{history} : \text{Master}((\text{alloc}(0, q, \text{null}))) \right] \ast \text{uninit}(q + \text{numreaders}) \\
\ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \left[ \Gamma. \text{wxtok} : \{0, \ldots, N\} \times \{0 \ldots N\} \right] \ast \left[ \Gamma. \text{ctok} : \{0 \ldots (N \setminus \{0\})\} \right] \\
\left[ q + \text{numreaders} \right]_{\text{at}} := 0; \\
\bigcirc \left( q + \text{numreaders} : (\text{alloc}(0, q, \text{null}), 0) \right) \ast \text{NRP}(\Gamma) \\
\ast \left[ j \cdot \text{Master}(0 \cdot \text{nil}) \right] \ast \left[ \Gamma. \text{history} : \text{Master}((\text{alloc}(0, q, \text{null}))) \right] \\
\ast \text{uninit}(q + \text{numreaders}) \ast \text{uninit}(q + \text{free}) \ast \text{uninit}(q + \text{del}) \ast \left[ \Gamma. \text{wxtok} : \{0, \ldots, N\} \times \{0 \ldots (N \setminus \{0\})\} \right] \ast \left[ \Gamma. \text{ctok} : \{0 \ldots (N \setminus \{0\})\} \right] \\
\left[ q + \text{del} \right]_{\text{at}} := \text{newStack}(); \\
\left[ q + \text{free} \right]_{\text{at}} := \text{newStack}();
\[
\begin{align*}
& \text{Stack}(\gamma + \text{del.nil}) \ast \text{Stack}(\gamma + \text{free.nil}) \ast \text{NoDup}(	ext{nil}) \ast \text{DeadFrom}(\text{nil.nil}, \text{alloc}(0, q, \text{null}), \text{alloc}(0, q, \text{null})) \\
& \quad \ast \Gamma \text{history} : \text{Master}([0, q, \text{null}]) \ast \Gamma, \text{rxtok} : ([N] \times [N]) \ast \Gamma, \text{wxtok} : ([0, \ldots, N] \times [N]) \\
& \quad \ast \Gamma, \text{tok} : ([N] \times ([N] \setminus \{0\})) \ast \Gamma \text{TraceSpine}(\Gamma, \text{alloc}(0, q, \text{null}),(q, \text{null}) \ast \text{nil}) \\
& \{ \text{ReaderSafe}(q, (q, \text{null}) \ast \text{nil}) \}
\end{align*}
\]

\[q \quad \{ q \text{.ReaderSafe}'(q, q + \text{link} \ast \text{nil}) \ast \text{ReaderQueue}(q) \} \]

### C.4.2 Verification of registerReader

\[
\{ \text{ReaderQueue}(q) \}
\]

\[
\text{registerReader}(q) \\
\{ x, \exists H. (x < N \ast \text{ReaderSafe}(q, H, x)) \lor (x \geq N) \}
\]

This function consists of a single FAI. The key is that when we perform the FAI, if the current value \( v \) is less than \( N \), then there is a ReaderSafe(\( \Gamma, H, v \)) stored in the protocol, which the reader is allowed to take out as part of the FAI.

### C.4.3 Verification of rcuReadNext

\[
\{ \exists p. \text{ReaderSafe}(q, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\text{rcuReadNext}(q, \text{nextptr}, \text{retptr}) \\
\{ x, \exists v, p. \text{ReaderSafe}(q, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow v \ast ((x = 0 \land P(v)) \lor (v = 1)) \}
\]

First, as a technicality, note that:

\[
\text{SnapshotValid}(\Gamma, H) \ast \text{SnapshotValid}(\Gamma', H) \Rightarrow \Gamma = \Gamma'
\]

To see this, note that \text{SnapshotValid} implies \( H \) is non-empty and \( H_r(\Gamma, q) = \text{base}(H) \ast \text{nil} \) and \( H'(\text{base}(H)) \neq \Gamma \), hence we have that \( \Gamma, q + \text{link} : (H_r(\Gamma, q), H'_r(\gamma)) \ast \text{LLP}(\Gamma, q, j) \) and \( \Gamma, q + \text{link} : (H_r(\Gamma, q), H'_r(\gamma)) \ast \text{LLP}(\Gamma', q, j) \), so the rules for separation of protocol assertions guarantees that \( \text{LLP}(\Gamma, q, j) = \text{LLP}(\Gamma', q, j) \), hence \( \Gamma = \Gamma' \).

\[
\{ \exists p. \text{ReaderSafe}(q, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\text{let } p = \text{[nextptr]a} \\
\{ \text{ReaderSafe}(q, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\{ \exists H_r. \exists q = \text{AccessList}(\Gamma, H, \text{tid}) + \text{RCounterValid}(\Gamma, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\{ \exists H_r. \exists q = \text{AccessList}(\Gamma, H, \text{tid}) + \text{RCounterValid}(\Gamma, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\{ \exists \Gamma_r. \exists q = \text{AccessList}(\Gamma, H, \text{tid}) + \text{RCounterValid}(\Gamma, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{SafePtr}(H, p) + \text{retptr} \leftrightarrow - \}
\]

\[
\text{if } p = 0 \text{ then }\]

\[
\{ \exists \Gamma_r. \exists q = \text{AccessList}(\Gamma, H, \text{tid}) + \text{RCounterValid}(\Gamma, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{retptr} \leftrightarrow - \}
\]

\[
\ast \exists i. i \notin \text{dead}(H) \ast \text{PermX}(\Gamma, p, \text{tid}, i)
\]

\[
\text{else}
\{ \exists \Gamma_r. \exists q = \text{AccessList}(\Gamma, H, \text{tid}) + \text{RCounterValid}(\Gamma, H, \text{tid}) + \text{nextptr} \leftrightarrow p \ast \text{retptr} \leftrightarrow - \}
\]

\[
\ast \exists i. i \notin \text{dead}(H) \ast \text{PermX}(\Gamma, p, \text{tid}, i)
\]
∀(Γ, q = q) * AccessList(Γ, H, tid) * RCounterValid(Γ, H, tid)
□(Γ, q = q) * AccessList(Γ, H, tid) * RCounterValid(Γ, H, tid)
□(SnapshotValid(Γ, H)) * □(H ≠ nil) * □(Γ.∃h: Σ plaintiffs(H)) * □(base(H) ≠ dead(H))
∀j. Γ + link : (base(H) = nil, H(base(H))) * LLP(Γ, q, j) * j : Master_{tid}(base(H) = nil)
∀Γ. Γ + link : (base(H) = nil, H(base(H))) * LLP(Γ, q, j) * j : Master_{tid}(base(H) = nil)
□([Γ + link : (base(H) = nil, H(base(H))) * LLP(Γ, q, j) * j : Master_{tid}(base(H) = nil)])
C.4.5 Verification of rcuQuiescentState

\[
\{ \exists H. \text{ReaderSafe}(q, H, tid) \}
\]

\[
\text{rcuQuiescentState}(q, tid)
\]

\[
\{ \exists H'. \text{ReaderSafe}(q, H', tid) \}
\]

Notice that we could give this spec to a function which did nothing. Because we don’t prove liveness properties, this spec doesn’t guarantee that the writer can make progress, even if the readers do call rcuQuiescentState.

\[
\begin{align*}
&\{ \exists H. \text{ReaderSafe}(q, H, tid) \} \\
\&\text{ReaderSafe}(q, H, tid) \\
\&\exists \Gamma. \Gamma.q = q \ast \text{AccessList}(\Gamma, H, tid) \ast \text{RCounterValid}(\Gamma, H, tid) \\
\&\square(\Gamma.q = q) \ast \text{AccessList}(\Gamma, H, tid) \ast \text{RCounterValid}(\Gamma, H, tid) \\
\&\square(\text{SnapshotValid}(\Gamma, H) \ast \Gamma.rxtok : \{tid\} \times (N \setminus \text{dead}(H))) \\
\&\quad \ast \exists j. \Gamma.q + \text{link} : (\text{base}(H) \cdot \text{nil}, H(\text{base}(H))) \ast \Gamma.rxtok \ast \Gamma.rxtok : \{tid\} \times (N \setminus \text{dead}(H))) \\
\&\quad \ast \exists v_1, v_2, H', (H', v_1) \leq (H, v_2) \ast \Gamma.q + wcounter : (H, v_2) \ast \Gamma.q + rcounter + tid : (H', v_1) \ast \text{WCP}(\Gamma) \\
\&\quad \ast \Gamma.c tok : \{tid\} \times (N \setminus \{0, \ldots, v_1\}) \ast (\forall i \in \text{dead}(H).\text{ModX}(\Gamma, tid, i)) \\
\&\exists \Gamma. t = [q + \text{wcounter}]_\mathbb{N} \\
\&\quad \Gamma.rxtok : \{tid\} \times (N \setminus \text{dead}(H))) \\
\&\quad \ast \exists H', v_3, t = v_3 \ast (H, v_2) \leq (H', v_3) \ast q + wcounter : (H'', v_3) \ast \text{WCP}(\Gamma) \ast \text{SnapshotValid}(\Gamma, H'') \\
\&\quad \Gamma.rxtok : \{tid\} \times (N \setminus \text{dead}(H))) \\
\&\quad \ast \exists v_1, v_2, H', (H', v_1) \leq (H, v_2) \ast \Gamma.q + wcounter : (H, v_2) \ast \Gamma.q + rcounter + tid : (H', v_1) \ast \text{WCP}(\Gamma) \\
\&\quad \Gamma.c tok : \{tid\} \times (N \setminus \{0, \ldots, v_1\}) \ast (\forall i \in \text{dead}(H).\text{ModX}(\Gamma, tid, i)) \\
\&\exists (H', v_3, t = v_3 \ast (H, v_2) \leq (H', v_3) \ast q + wcounter : (H'', v_3) \ast \text{WCP}(\Gamma) \\
\&\quad \Gamma.rxtok : \{tid\} \times (N \setminus \text{dead}(H))) \\
\&\quad \ast \exists v_1, v_2, H', (H', v_1) \leq (H, v_2) \ast \Gamma.q + wcounter : (H, v_2) \ast \Gamma.q + rcounter + tid : (H', v_1) \ast \text{WCP}(\Gamma) \\
\&\quad \exists \Gamma. t = \text{base}(H'') \ast (\forall i \in \text{dead}(H'').\text{ModX}(\Gamma, tid, i)) \\
\&\exists q + \text{rcounter} + \text{tid} : (H'', v_3) \ast \text{WCP}(\Gamma) \\
\end{align*}
\]

\[
\text{ReaderSafe}(q, H', tid) \\
\]

\[
0 \\
\{ \exists H. \text{ReaderSafe}(\Gamma, H, tid) \}
\]
C.4.6 Verification of rcuCollect

This routine collects tokens for dead nodes from currently registered readers up to reader id n. It is called by rcuSynchronize, which collects the tokens of the unregistered readers via a read-modify-write on q + numReaders. The specification and proof are parameterized by two traces, \( H_1 \) and \( H_2 \) (that is, we are proving here a family of triples). We exchange the wxtok for rxtok for each \( i \) which is dead in \( H_2 \) but not \( H_1 \).

\[
\begin{align*}
\Gamma, q &= q \star \{q + wcounter : (H_2, newgc) \mid WCP(\Gamma)\} \star H_1 \leq H_2 \star \{\Gamma, \text{history} : \text{Master}(H_2)\} \star n > 0 \\
&\quad \ast \{\Gamma, \text{wxtok} : \{0, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \forall tid < n, q + rcounters + tid = -\text{RCP}(\Gamma, tid) \\
\rcuCollect(q, n, newgc) \\
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast \{\Gamma, \text{rxtok} : \{0, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]

\[
\begin{align*}
\Box(\Gamma, q = q) &\ast \Box\{q + wcounter : (H_2, newgc) \mid WCP(\Gamma)\} \ast \Box(\Gamma, \text{history} : \text{Master}(H_2)) \ast \Box(n > 0) \\
&\quad \ast \{\Gamma, \text{wxtok} : \{0, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \Box(\forall tid < n, q + rcounters + tid = -\text{RCP}(\Gamma, tid))
\end{align*}
\]

let \( sc = \text{alloc}(1) \)
\[
[sc]_{\text{na}} = 0; \\
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast sc \leftarrow 0
\]
\[
\exists k. \Gamma, \text{history} : \text{Master}(H_2) \ast sc \leftarrow k \ast k < n
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{k, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, k - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
repeat /* somewhat awkward because there is no for loop primitive */
\[
\text{let } i = [sc]_{\text{na}}
\]
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i \ast \Box(i < n)
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
repeat \( q + rcounters + \text{l}_{\text{at}} \equiv \text{newgc} \) end
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
\[
\begin{align*}
&\quad \ast H', v', v' = \text{newgc} \ast q + \text{counter} : (H', v') \mid WCP(\Gamma) \\
&\quad \ast (\forall i < \text{dead}(H'). \{\Gamma, \text{wxtok} : \{(tid, i)\} \ast \Gamma, \text{wxtok} : \{(tid, i)\}\})
\end{align*}
\]
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
\[
\begin{align*}
&\quad \ast \Box(v' = \text{newgc}) \ast \Box(q + \text{counter} : (H', v') \mid WCP(\Gamma) \ast (H_2, \text{newgc}) \leq (H, v') \lor (H, v') \leq (H_2, \text{newgc})
\end{align*}
\]
\[
\begin{align*}
&\quad \ast \Box(\forall i < \text{dead}(H'). \text{ModX}(\Gamma, \text{tid}, i))
\end{align*}
\]
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
\[
\begin{align*}
&\quad \ast H_2 = H'
\end{align*}
\]
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i + 1, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
\[
[sc]_{\text{na}} \leftarrow i + 1;
\]
\[
\{\Gamma, \text{history} : \text{Master}(H_2)\} \ast sc \leftarrow i + 1
\]
\[
\begin{align*}
&\quad \ast \{\Gamma, \text{wxtok} : \{i + 1, \ldots, n - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\} \ast \{\Gamma, \text{wxtok} : \{0, \ldots, i\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}
\end{align*}
\]
\[
i + 1 \equiv n
\]
end;
C.4.7 Verification of rcuSynchronize

The specification and proof are parameterized by two traces, \( H_1 \) and \( H_2 \) (that is, we are proving here a family of triples). rcuSynchronize exchanges all of the wxtok for rxtok for each \( i \) which is dead in \( H_2 \) but not \( H_1 \). In rcuNodeUpdate, this will be instantiated to some particular \( H_1 \) and \( H_2 \), and then the caller will use the rxtok to get access to the node it wants to deallocate.

\[
\exists \Gamma. \enspace \{ \begin{array}{ll}
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow i + 1 = n \ast \text{sc} \leftrightarrow i \\
\Gamma.\text{wxtok} &: \{i, \ldots, n-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \\
\Gamma.\text{wxtok} &: \{0, \ldots, i-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \text{sc} \leftrightarrow n - 1 \\
\Gamma.\text{wxtok} &: \{0, \ldots, n-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \\
\end{array}
\}
\]

\( \text{free(sc)}; \)

\[
\{ \begin{array}{ll}
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, n-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}
\]

\[
0
\]

let oldgc = \( q + \text{wcounter} \)

\[
\begin{array}{ll}
\{ \begin{array}{ll}
\Gamma.\text{ctok} &: \{N \times \{0, \ldots, v_1\}\} & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, N-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]

\[
\text{let newgc} = \text{oldgc} + 1
\]

\[
\begin{array}{ll}
\{ \begin{array}{ll}
\Gamma.\text{ctok} &: \{N \times \{0, \ldots, v_1\}\} & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, N-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]

\[
\begin{array}{ll}
\text{let } \text{newgc} = \text{oldgc} + 1 \\
\text{let } \text{newgc} = \text{oldgc} + 1
\end{array}
\]

\[
\{ \begin{array}{ll}
\Gamma.\text{ctok} &: \{N \times \{0, \ldots, v_1\} + 1\} & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, N-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]

\[
\begin{array}{ll}
\text{let } n = \text{FAI}(q + \text{numreaders}, 0) & \Rightarrow \text{Fetch and increment by 0} \\
\{ \begin{array}{ll}
\Gamma.\text{ctok} &: \{N \times \{0, \ldots, v_1\} + 1\} & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, n-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]

\[
\begin{array}{ll}
\text{if } n = 0 \text{ then } 0 & \\
\text{else}
\end{array}
\]

\[
\{ \begin{array}{ll}
\Gamma.\text{ctok} &: \{N \times \{0, \ldots, v_1\} + 1\} & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, n-1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]

\[
\text{rcuCollect}(q, n, \text{newgc})
\]

\[
\{ \begin{array}{ll}
\text{RevokedUpTo}(\Gamma, H_2) & \Rightarrow \text{AccessList}(\Gamma, H_1, N) \\
\Gamma.\text{history} : \text{Master}(H_2) & \Rightarrow \{ \Gamma.\text{wxtok} &: \{0, \ldots, N\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1)) \} \\
\end{array}
\}\]
\[
\exists \Gamma. \Gamma.q = q \land \text{RevokedUpTo}(\Gamma, H_2) \land \{\Gamma.\text{history} : \text{Master}(H_2)\} \land \{\Gamma.\text{rxtok} : \{0, \ldots, N - 1\} \times (\text{dead}(H_2) \setminus \text{dead}(H_1))\}.
\]

C.4.8 Verification of rcuAlloc

\[
\{\Gamma.q = q \land \text{FreeValid}(\Gamma)\}
\]

\[
\text{rcuAlloc}(q) \quad \{p. \left((\exists S, j. p + \text{link} : (S, -) \text{LLP}(\Gamma, p, j)) \land (j : \text{Master}(S) \land p + \text{data} \leftrightarrow -) \lor (\text{uninit}(p + \text{link}) \land \text{uninit}(p + \text{data}))\right)\}
\]

\[
\Box(\Gamma.q = q) \land \text{FreeValid}(\Gamma)
\]

\[
\exists L. \text{Stack}(\Gamma.q + \text{free}, L) \land \{\star \_i < L \land j. S. L[i] + \text{link} : (S, -) \text{LLP}(\Gamma, L[i], j) \land \{j : \text{Master}(S) \land L[i] + \text{data} \leftrightarrow -\}\}
\]

\[
\exists \Gamma. \exists L. \exists p. \left((p + 0 \land L = \text{nil} \land \text{Stack}(q + \text{free}, \text{nil})) \lor (p \neq 0 \land L = L'; i' \land \text{Stack}(q + \text{free}, L') \land p = L'[i'])\right)
\]

\[
\{\Box p = 0 \text{ then alloc}(2)\}
\]

else

\[
\Box(p 
eq 0) \land \Box(L = L' \land i') \land \text{Stack}(q + \text{free}, L') \land \Box(p = L'[i'])
\]

\[
\{\star \_i < L \land j. S. L[i] + \text{link} : (S, -) \text{LLP}(\Gamma, L[i], j) \land \{j : \text{Master}(S) \land L[i] + \text{data} \leftrightarrow -\}\}
\]

\[
\exists j. S. p + \text{link} : (S, -) \text{LLP}(\Gamma, p, j) \land \{j : \text{Master}(S) \land p + \text{data} \leftrightarrow -\} \land \text{Stack}(q + \text{free}, L')
\]

\[
\exists \Gamma. \exists L. \exists p. \left((\exists S, j. p + \text{link} : (S, -) \text{LLP}(\Gamma, p, j)) \land (j : \text{Master}(S) \land p + \text{data} \leftrightarrow -) \land \text{Stack}(q + \text{free}, L')\right)
\]

\[
\{p. \left((\exists S, j. p + \text{link} : (S, -) \text{LLP}(\Gamma, p, j)) \land (j : \text{Master}(S) \land p + \text{data} \leftrightarrow -) \lor (\text{uninit}(p + \text{link}) \land \text{uninit}(p + \text{data}))\right)\}
\]

C.4.9 Verification of rcuDealloc

\[
\Gamma.q = q \land H_1 \leq H_2 \leq H_3 \land \text{RevokedUpTo}(\Gamma, H_1) \land \text{DealocBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{SnapshotValid}(\Gamma, H_3)
\]

\[
\{\Gamma.\text{history} : \text{Master}(H_3)\} \land \exists i. i \in \text{dead}(H_3) \setminus \text{dead}(H_2) \land H_3.s(x) = i \land (\forall n < N. \text{PermX}(\Gamma, x, n, i))
\]

\[
\{\Gamma.\text{history} : \text{Master}(H_3)\}
\]

\[
\text{rcuDealloc}(q, x) \quad \{\exists H_1, H_3. H_1 \leq H_3 \land \text{RevokedUpTo}(\Gamma, H_1) \land \text{DealocBetween}(\Gamma, H_1, H_3) \land \text{FreeValid}(\Gamma)\}
\]

\[
\exists \text{SnapshotValid}(\Gamma, H_3) \land \{\Gamma.\text{history} : \text{Master}(H_3)\}
\]

There are a few subtle points in this proof that are not clear from the Hoare triple outline. First, the input \(x\) is pushed onto \(q + \text{del}\). This extends \text{DealocBetween}(\Gamma, H_1, H_2) to \text{DealocBetween}(\Gamma, H_1, H_3), since the abstract location associated with \(x\) is dead in \(H_3\) but not \(H_2\). This predicate says that there is some list \(L_d\) of locations stored in the stack at \(q + \text{del}\) and an associated list \(L_d'\) of abstract locations matching the physical locations. To extend this to now be about the list \(L_d \cdot x\) and \(L_d \cdot i\), we first need to show that \(x \notin L_d\) and \(i \notin L_d'\) (to satisfy the NoDup predicates in both). We know \(x \notin L_d\), since if it were, by DeadFrom(\Gamma, L_d, L_d', H_1, H_2) we would have a second copy of \(x + \text{data} \leftrightarrow -\), which is a contradiction. Second, we know that \(i \notin L_d'\), since if it were, we would have that \(i \in \text{dead}(H_2) \setminus \text{dead}(H_1)\), but we also know from the precondition to rcuDealloc that \(i \in \text{dead}(H_1) \setminus \text{dead}(H_2)\), which is a contradiction. Finally, the writer moves the fractional permissions for \(x + \text{data}\) and the master ghost state related to the protocol of \(x + \text{link}\) into the DeadFrom predicate to establish DeadFrom(\(L_d \cdot x, L_d' \cdot i, H_1, H_3\)).
\[\square (\Gamma, q = q) \ast \square (H_1 \leq H_2 \leq H_3) \ast \text{RevokedUpTo}(\Gamma, H_1) \ast \text{Deallocation}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \ast \square (\text{SnapshotValid}(\Gamma, H_3))\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{push}(q + \text{del}, x)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{push}(q + \text{del}, x)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{push}(q + \text{del}, x)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]

\[\text{push}(q + \text{del}, x)\]

\[\text{revUpMaster}(\Gamma, H_3) \ast \text{Deallocation}(\Gamma, H_1, H_3) \ast \text{FreeValid}(\Gamma) \ast \text{History}(\Gamma, H_3)\]
end

\begin{align*}
\{ & \text{RevokedUpTo}(\Gamma, H) \ast \text{FreeValid}(\Gamma) \ast \left[ \Gamma, \text{history} : \text{Master}(H) \right] \ast \left[ \Gamma, \text{rtok} : \{0, \ldots, N\} \times (\text{dead}(H) \setminus \text{dead}(H)) \right] \\
& \ast \left\{ \begin{array}{l}
\text{Stack}(q + \text{del}, \text{nil}) \\
\exists H_1, H_1 \leq H_3 \ast \text{RevokedUpTo}(\Gamma, H_1) \ast \text{FreeValid}(\Gamma) \ast \text{DeallocBetween}(\Gamma, H_1, H_3) \\
\ast \text{SnapshotValid}(\Gamma, H_3) + \left[ \Gamma, \text{history} : \text{Master}(H_3) \right] \end{array} \right\} \}
\end{align*}

C.4.10 Verification of Writer \( p + \text{link} \) and \( p + \text{data} \) rules

\begin{align*}
\{ & \text{WriterSafe}(q, L \cdot (p, v) \cdot L') \\
& \text{[p + link]} \ast \}
\end{align*}

These follow from the definition of TraceSpine. For the first triple, consider the case where \( L' \) is of the form \( (p', v') \cdot L'' \). Then the writer will have \( \exists i', j', j', R, R', L \) such that \( p + \text{link} : (i \cdot R, i' \cdot L) \text{LLP}(\Gamma, p, j) \) and \( p + \text{link} : (i' \cdot R', \cdot) \text{LLP}(\Gamma, p, j) \) in addition to \( (j' \cdot \text{Master}(i' \cdot R')) \) and \( (j' \cdot \text{Master}(i' \cdot R')) \) with some master snapshot \( H \) such that \( H_i(p) = i \cdot R, H_i(p') = i' \cdot R, \) and \( H(i) = i' \cdot \cdot \). Now, when it reads \( p + \text{link} \), it knows that the state it sees must be \( (i \cdot R', i' \cdot L) \) because neither component could be larger since that would require snapshots that are incompatible with the writer’s master copies. Suppose the value read is \( l \). There will be a snapshot of some trace \( H' \) in the protocol interpretation such that \( H'_i(l) = i' \cdot \cdot \). Hence, an action of the form \( \text{alloc}(l, i', \cdot) \) must appear in \( H' \). We must have that \( H' \leq H \) by the monoid composition rules, so this means this action also appears in \( H \). But we already know that \( \text{alloc}(p', i', \cdot) \) appears in \( H \), and in a well-formed trace, actions of the form \( \text{alloc}(\cdot, i', \cdot) \) can appear at most once, we must have that \( l = p' \). On the other hand, if \( L' = \text{nil} \), then TraceSpine guarantees that \( p + \text{link} \) must be exactly in a state where the second component is of the form \( \text{null} \cdot \cdot \). But then the LLP protocol says that the value read must be \( 0 \).

For the second triple, since \( v \neq \text{null} \), it must be the case that \( L \) is non-empty, hence \( (p, v) \) is not the first element in the list in the TraceSpine predicate, which immediately guarantees that this predicate contains \( p + \text{data} \rightarrow v \).

C.4.11 Verification of rcuNodeUpdate

\begin{align*}
\{ & \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v_1) \cdot L') \ast P(v'_1) \\
& \text{rcuNodeUpdate}(q, x, p, v_1) \\
& \left\{ x' \ast \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x', v'_1) \cdot L') \right\} \}
\end{align*}

This is one of the functions that does more than just swap around permissions via exchanges, so we take the time to give an intuitive sketch.

At some point the writer needs to introduce a new abstract location, which will be paired with the new node’s \text{link} pointer. We will pick one from the set of abstract locations that are not mentioned anywhere in the master trace. Since the set of nodes mentioned in the master trace is finite this is always possible.

The SinglePtr property is important for the next step, which involves switching the old node to the dead state in the trace after we update the parent’s pointer. We can only do this if we show that no node is pointing to the old node any longer. But by the SinglePtr property, the only node pointing it initially was the parent node, which we’ve now updated to point to the new node. Moreover, the new node we just added in does not point to it, because it points to the old node’s child, which again by the SinglePtr cannot be the old node. So, the old node can be safely marked as dead.

Notice that it is only the writer that cares about the fact that there are no cycles in the list. The readers’ correctness does not rely on this directly. In fact, it would be fine for the writer to make a cycle in the list, the problem is that it would need to be careful about how it then updated the list if it did, since a node could have more than one parent, so simply changing one of the parent’s pointers would not be enough to make the node inaccessible.

\begin{align*}
\{ & \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v_1) \cdot L') \ast \Box(P(v'_1)) \\
& \exists \Gamma, H_1, H_2, H_3, \Gamma, q = q \ast H_1 \leq H_2 \leq H_1 \ast \text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \\
& \ast \left\{ \begin{array}{l}
\text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
\end{array} \right\} \}
\end{align*}
\[\square (\Gamma, q = q) \land \square (H_1 \leq H_2 \leq H_1) \land \text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma)\]
\[
\begin{aligned}
&* \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \\
&* \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \land \exists i_p, i_3, H_3(p) = i_p \land i_3 \land \neg H_3(i_p) = i_3 \land \neg H_3(i_3) = i_3 \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \\
&* \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \land \Box (H_3(p) = i_p \land \neg H_3(x) = i_x \land \neg H_3(i_p) = i_x \land \neg H_3(i_3) = i_x)
\end{aligned}
\]

let \(c = [x + \text{link}]_{at}\)
\[
\begin{aligned}
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&* \exists i_c, \text{hd}(H_3(i_c)) = i_c \land ((c = 0 \land L' = \text{nil}) \lor (c \neq 0 \land \exists v_2, L'' = (c, v_2) \cdot L'')) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&* \Box (\text{hd}(H_3(i_c)) = i_c \land ((c = 0 \land L' = \text{nil}) \lor (c \neq 0 \land i_c \neq \text{null}) \lor \exists v_2, L'' = (c, v_2) \cdot L'' \land H_3(c) = i_c \land \neg H_3(c))
\end{aligned}
\]

let \(x' = \text{rcuAlloc}(2)\) /* node = value, child pointer */
\[
\begin{aligned}
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&((\exists S, j) (x' + \text{link} : (S, -)) [j : \text{Master}(S)] \land x' + \text{data} \hookrightarrow -) \lor (\text{uninit}(x' + \text{link}) \land \text{uninit}(x' + \text{data})) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&((\exists S, j) (x' + \text{link} : (S, -)) [j : \text{Master}(S)] \land x' + \text{data} \hookrightarrow -) \lor (\text{uninit}(x' + \text{link}) \land \text{uninit}(x' + \text{data})) \\
&\quad \lor \exists i'_s, i'_s \notin \text{dom}(H_3) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&((\exists S, j) (x' + \text{link} : (S, -)) [j : \text{Master}(S)] \land x' + \text{data} \hookrightarrow -) \lor (\text{uninit}(x' + \text{link}) \land \text{uninit}(x' + \text{data})) \\
&\quad \lor \exists i'_s, i'_s \notin \text{dom}(H_3) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&((\exists S, j) (x' + \text{link} : (S, -)) [j : \text{Master}(S)] \land x' + \text{data} \hookrightarrow -) \lor (\text{uninit}(x' + \text{link}) \land \text{uninit}(x' + \text{data})) \\
&\quad \lor \exists i'_s, i'_s \notin \text{dom}(H_3) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&((\exists S, j) (x' + \text{link} : (S, -)) [j : \text{Master}(S)] \land x' + \text{data} \hookrightarrow -) \lor (\text{uninit}(x' + \text{link}) \land \text{uninit}(x' + \text{data})) \\
&\quad \lor \exists i'_s, i'_s \notin \text{dom}(H_3)
\end{aligned}
\]

\[x' + \text{data} = v_1;\]
\[
\begin{aligned}
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&[j : \text{Master}(i'_s, S)] \land x' + \text{data} \hookrightarrow v_1 \land \Box (x' + \text{link} : (S, -) [\text{LLP}(\Gamma, x', j)] \lor \text{uninit}(x' + \text{link})) \\
&\text{RevokedUpTo}(\Gamma, H_1) \land \text{DealloyBetween}(\Gamma, H_1, H_2) \land \text{FreeValid}(\Gamma) \land \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&[j : \text{Master}(i'_s, S)] \land x' + \text{data} \hookrightarrow v_1 \land \Box (x' + \text{link} : (S, -) [\text{LLP}(\Gamma, x', j)] \lor \text{uninit}(x' + \text{link})) \\
&\quad \land \text{revucuAlloc}(q, x); \\
&\exists i_3', H_1 \leq (H_3 \cdot \text{alloc}(x', i'_s, i_3)) \land \text{revucuAlloc}(q, x) \land \Box (x' + \text{link} : H_3(x, i_3) [\text{LLP}(\Gamma, x', j')] [j : \text{Master}(i_3')) \land x' + \text{data} \hookrightarrow -
\end{aligned}
\]

\[x''. \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v_1') \cdot L');\]
C.4.12 Verification of `rcuNodeAppend`

\[
\{ \text{WriterSafe}(q, L \cdot (p, v_0)) * P(v'_1) \} \\
\text{rcuNodeAppend}(q, p, v'_1) \\
\{ x'. \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v'_1)) \}
\]

\[
\{ \text{WriterSafe}(q, L \cdot (p, v_0)) * \Box (P(v'_1)) \} \\
\exists \Gamma, H_1, H_2, H_3. \Gamma.q = q \land H_1 \leq H_2 \leq H_1 * \text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \}
\]

\[
\Box(\Gamma.q = q) * \Box (H_1 \leq H_2 \leq H_3) * \text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \}
\]

\[
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \}
\]

\[
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \}
\]

\[
\text{let } x' = \text{rcuAlloc}(2) \text{ /* node = value, child pointer */} \\
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \\
\{ (\exists S, j. [x' + \text{link} : (S, -)] \text{LLP}(\Gamma, x', j) * j. : \text{Master}(S) * x' + \text{data} \rightarrow \) \lor (\text{uninit}(x' + \text{link}) * \text{uninit}(x' + \text{data})) \}
\]

\[
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) * \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \\
\{ (\exists S, j. [x' + \text{link} : (S, -)] \text{LLP}(\Gamma, x', j) * j. : \text{Master}(S) * x' + \text{data} \rightarrow \) \lor (\text{uninit}(x' + \text{link}) * \text{uninit}(x' + \text{data})) \}
\]

\[
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) * \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \\
\{ (\exists S, j. [x' + \text{link} : (S, -)] \text{LLP}(\Gamma, x', j) * j. : \text{Master}(S) * x' + \text{data} \rightarrow \) \lor (\text{uninit}(x' + \text{link}) * \text{uninit}(x' + \text{data})) \}
\]

\[
[x' + \text{data}]_{s} := v'_1; \\
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) * \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \\
\{ j. : \text{Master}(i'_v : S) * x' + \text{data} \rightarrow v'_1 * ([x' + \text{link} : (S, -)] \text{LLP}(\Gamma, x', j) \lor \text{uninit}(x' + \text{link})) \}
\]

\[
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) * \text{CurrentState}(\Gamma, L \cdot (p, v_0), H_3) \\
\{ j. : \text{Master}(i'_v : S) * x' + \text{data} \rightarrow v'_1 * ([x' + \text{link} : (S, -)] \text{LLP}(\Gamma, x', j) \lor \text{uninit}(x' + \text{link})) \}
\]

\[
[x' + \text{link}]_{s} := 0; \\
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ j. : \text{Master}(i'_v : S) * x' + \text{data} \rightarrow v'_1 * ([x' + \text{link} : (i'_v : S, -)] \text{LLP}(\Gamma, x', j) \lor \text{uninit}(x' + \text{link})) \}
\]

\[
[p + \text{link}]_{s} := x'; \\
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3 \cdot \text{alloc}(x', i'_v, \text{null})) \}
\]

\[
[x' + \text{link}]_{s} := x'; \\
\text{RevokedTo}(\Gamma, H_1) * \text{DealocBetween}(\Gamma, H_1, H_2) * \text{FreeValid}(\Gamma) \\
\{ \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v'_1), H_3 \cdot \text{alloc}(x', i'_v, \text{null}) \cdot \text{upd}(i_p, i'_v)) \}
\]

\[
x'. \text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x', v'_1))
\]
C.4.13 Verification of rcuNodeDelete

\[\begin{align*}
&\{\text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v_1) \cdot L')\} \\
&\text{rcuNodeDelete}(q, x, p) \\
&\{\text{WriterSafe}(q, L \cdot (p, v_0) \cdot L')\}
\end{align*}\]

\[
\begin{align*}
&\{\text{WriterSafe}(q, L \cdot (p, v_0) \cdot (x, v_1) \cdot L')\} \\
&\exists \Gamma, H_1, H_2, H_3, \Gamma. q = q \ast H_1 \leq H_2 \leq H_1 \ast \text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \\
&\quad \ast \text{CurrentState}(\Gamma, (p, v_0) \cdot (x, v_1) \cdot L'), H_3)
\end{align*}\]

\[
\begin{align*}
&\text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{CurrentState}(\Gamma, (p, v_0) \cdot (x, v_1) \cdot L'), H_3) \\
&\quad \ast \exists i_p, i_x. H_3(p) = i_p \ast - * H_3(x) = i_x \ast - * H_3(i_p) = i_x \ast - * \\
&\text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \\
&\quad \ast \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \ast \Box (H_3(p) = i_p \ast - * H_3(x) = i_x \ast - *)
\end{align*}\]

let \(c = [x + \text{link}]_{*}\)

\[
\begin{align*}
&\text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \ast \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&\quad \ast \exists i_c. \text{hd}(H_3(i_c)) = i_c \ast ((c = 0 \ast L' = \text{nil}) \lor (c \neq 0 \ast \exists v_2, L'' = (c, v_2) \cdot L''))
\end{align*}\]

\[
\begin{align*}
&\text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \ast \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot (x, v_1) \cdot L', H_3) \\
&\quad \ast \Box (\text{hd}(H_3(i_c)) = i_c \ast ((c = 0 \ast L' = \text{nil} \ast i_c = \text{null}) \lor (c \neq 0 \ast i_c \neq \text{null} \ast \exists v_2, L'' = (c, v_2) \cdot L'' \ast H_3(c) = i_c \ast - )))
\end{align*}\]

\([p]_{*} := c;\]

\[
\begin{align*}
&\text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_2) \ast \text{FreeValid}(\Gamma) \ast \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot L', H_3 \cdot \text{upd}(i_p, i_c \cdot \text{del}(i_c))) \\
&\quad \ast (\forall n < N. \text{PermX}(\Gamma, x, n, i_c)) \ast \exists j'. x + \text{link} : H_3(x), H_3(i_c) | \text{LLP}(\Gamma, x, j') | \{j' : \text{MasterX}(H_3(x))\} \ast x + \text{data} \rightarrow \\
\text{rcuDealloc}(q, x);
\end{align*}\]

\[
\begin{align*}
&\exists H_1. H_1 \leq (H_3 \cdot \text{upd}(i_p, i_c \cdot \text{del}(i_c))) \ast \text{RevokedUpTo}(\Gamma, H_1) \ast \text{DeallocBetween}(\Gamma, H_1, H_3 \cdot \text{upd}(i_p, i_c \cdot \text{del}(i_c))) \\
&\quad \ast \text{CurrentState}(\Gamma, L \cdot (p, v_0) \cdot L', H_3 \cdot \text{upd}(i_p, i_c \cdot \text{del}(i_c)))
\end{align*}\]

\{WriterSafe\}(q, L \cdot (p, v_0) \cdot L')